Recursive cryptoaccelerator and recursive VHDL design of...

Details Recursive cryptoaccelerator and recursive VHDL design of... Recursive cryptoaccelerator and recursive VHDL design of...

2006-09-26

2006-09-26

Song, Hosuk (Department: 2135)

Cryptography

Particular algorithmic function encoding

C380S030000, C713S174000, C708S503000, C708S504000

Reexamination Certificate

active

07113593

ABSTRACT:
A method and apparatus for performing cryptographic computations employing recursive algorithms to accelerate multiplication and squaring operations. Products and squares of long integer values are recursively reduced to a combination of products and squares reduced-length integer values in a host processor. The reduced-length integer values are passed to a co-processor. The values may be randomly ordered to prevent disclosure of secret data.

REFERENCES:
patent: 4313174 (1982-01-01), White
patent: 5828590 (1998-10-01), Chen et al.
patent: 6035317 (2000-03-01), Guy
Wey et al., Design and Analysis of VLSI-based parallel Multipliers, Jul. 1990, IEEE, vol. 137 pp. 328-329.
Heikes, A 4.5 mm Multiplier Array for 200MFLOP Pipelined Coprocessor, 1994, IEEE, p. 290.
Bosselaers, Antoon; Govaerts, Rene; Vandewalle, Joos; “Comparison of three modular reduction functions,” Crypto '93, pp. 175-186.
Wang, Charles C.; Troung, T.K.; Shao, Howard M.; Deutsch, Leslie J.; Omura, Jim K.; Reed, irving S.; “VLSI Architectures for Computing Multiplications and Inverses inGF(2m),” IEEE Transactions on Computers, vol. C-34, No. 8., Aug. 1985,, pp. 709-717.
Maeder, R E., “Storage allocation for the Karatsuba integar multiplication algorithm,”Design and Implementation of Symbolic Computation Systems International Symposium. Disco '93 Proceedings Springer-Verlag Berlin, Germany, 1993, pp. 59-65, XP009062450, ISBN: 3-540-57235-X.
Cesari, G., Raeder, R, “Performance analysle of the parallel Karatsuba multiplication algorithm for distributed memory architectures,”Journal of Symbolic Computation, vol. 21, No. 4-8, Apr. 1996 (Apr. 1996), pp. 467-473, XP002369549.

Affiliated with

Also associated with

Rating

Recursive cryptoaccelerator and recursive VHDL design of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Recursive cryptoaccelerator and recursive VHDL design of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recursive cryptoaccelerator and recursive VHDL design of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3580582