Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2011-07-05
2011-07-05
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S220000, C726S027000
Reexamination Certificate
active
07975126
ABSTRACT:
Described is microprocessor architecture that includes at least one reconfigurable execution path (e.g., implemented via FPGAs or CPLDs). When an instruction is fetched, a mechanism determines whether the reconfigurable execution path (and/or which path) will handle that instruction. A content addressable memory may be used to determine the execution path when fed the instruction's operational code, or an arbiter and multiplexer may resolve conflicts if multiple instruction decode blocks recognize the same instruction. The execution path may be dynamically reconfigured, activated or deactivated as needed, such as to extend an instruction set, to optimize instructions for a particular application program, to implement a peripheral device, to provide parallel computing, and/or based on power consumption and/or processing power needs. Security may be provided by having the reconfigurable execution path loaded from an extension file that is associated with metadata, including security information.
REFERENCES:
patent: 5652887 (1997-07-01), Dewey et al.
patent: 5748979 (1998-05-01), Trimberger
patent: 6058469 (2000-05-01), Baxter
patent: 7010558 (2006-03-01), Morris
patent: 7036106 (2006-04-01), Wang et al.
patent: 7353363 (2008-04-01), Chaudhry et al.
patent: 2003/0204704 (2003-10-01), Hamlin
patent: 2004/0111590 (2004-06-01), Klein, Jr.
patent: 2004/0250046 (2004-12-01), Gonzalez et al.
patent: 2005/0102492 (2005-05-01), Henry et al.
patent: 2005/0160402 (2005-07-01), Wang et al.
patent: 2005/0223197 (2005-10-01), Knowles
patent: 2005/0273581 (2005-12-01), Arnold et al.
patent: 2005/0289321 (2005-12-01), Hakewill et al.
Blodget, et al., “A Self-reconfiguring Platform”, Date: 2003, pp. 565-574, pp. 565-574, http://www.crhc.uiuc.edu/ede497nc/papers/self—reconf.pdf.
Borgatti, et al., “A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O”, Date: Mar. 2003, On pp. 521-529, vol. 38, Issue: 3, http://ieeexplore.iee.org/xpl/freeabs—all.jsp?arnumber=1183864.
Brian Box, “Field programmable gate array based reconfigurable preprocessor”, Aerospace and Electronics Conference, 1994. NAECON 1994., Proceedings of the IEEE 1994 National, Date: May 23-37, 1994, on pp. 427-434, vol. 1, http://ieeexplore.ieee.org/xpls/abs—all.jsp?arnumber=332979.
Non-Final Rejection, U.S. Appl. No. 11/646,662, mailed Aug. 27, 2008, 6 pages.
Amendment to Non-Final Rejection, Application No. 11/646,662, mailed Nov. 11, 2008, 14 pages.
Notice of Allowance and Fees Due (PTOL-85), U.S. Appl. No. 11/646,662, mailed Dec. 24, 2008, 5 pages.
Forin Alessandro
Lynch Nathaniel L.
Pittman Richard Neil
Kim Kenneth S
Microsoft Corporation
LandOfFree
Reconfiguration of execution path upon verification of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfiguration of execution path upon verification of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfiguration of execution path upon verification of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2689491