Reconfigurable vector-FFT/IFFT, vector-multiplier/divider

Details Reconfigurable vector-FFT/IFFT, vector-multiplier/divider Reconfigurable vector-FFT/IFFT, vector-multiplier/divider

2006-07-25

2006-07-25

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07082451

ABSTRACT:
Systems and methods are described for providing a reconfigurable circuit having multiple distinct circuit configurations with respective distinct operating modes The circuit may be controllably configures to perform a fast Fourier transform function, a multiplier function, and a divider function. In one exemplary practical application of the invention, the fast Fourier transform function, multiplier function, and divider function may be used for signal demodulation, channel equalization and channel estimation for a WLAN IEEE 802.11 system.

REFERENCES:
patent: 4231102 (1980-10-01), Barr et al.
patent: 4737930 (1988-04-01), Constant
patent: 4811210 (1989-03-01), McAulay
patent: 4896287 (1990-01-01), O'Donnell et al.
patent: 6003056 (1999-12-01), Auslander et al.
patent: 6608863 (2003-08-01), Onizawa et al.
patent: 6643678 (2003-11-01), Van Wechel et al.
patent: 6691144 (2004-02-01), Becker
patent: 6778591 (2004-08-01), Sato
patent: 6836839 (2004-12-01), Master et al.
patent: 6874006 (2005-03-01), Fu et al.
patent: 2004/0103265 (2004-05-01), Smith
Arguello et al., “Parallel architecture for fast transforms with trigonometric kernel,” IEEE Trans. On Parallel and Distributed Systems, vol. 5, No. 10, Oct. 1994.
Despain, A.M. “Fourier transform computers using CORDIC iterations,” IEEE Trans. On Computers, vol. c-23, No. 10, Oct. 1974.
Despain, A.M. “Very fast fourier transform algorithms hardware for implementation,” IEEE Trans. On Computers, vol. c-28, No. 5, May 1979.
Jarvis, P., “Implementing Cordic Algorithms,” Dr. Dobbs Journal, Oct. 1990.
Samiento, R. and Eshraghian K., “Implementation of a CORDIC processor for CFFT computation in gallium arsenide technology,” IEEE Computer Society Press, EUROASIC—The European Event in ASIC Design, Paris, France, Proceedings, Feb. 28-Mar. 3, 1994.
Sarmiento et al., “A CORDIC processor for FFT computation and its implementation using gallium arsenide technology,” IEEE Trans. On VLSI Systems, vol. 6, No. 1, Mar. 1998.
Wang, S. and Swartzlander, Jr., E., “Merged CORDIC Algorithm,” IEEE International Symposium on Circuits and Systems, ISCAS, Seattle, Washington, USA, Apr. 30-May 3, vol. 3, 1995.
Walther, J.S., “A unified algorithm for elementary functions,” AFIPS Conference Proceedings, Atlantic City, New Jersey, vol. 38,1971.
Xiaobi et al., “Design CORDIC-based systems using term rewriting techniques,” Midwest Symposium on Circuits and Systems, Proceedings,1998.

Affiliated with

Also associated with

Rating

Reconfigurable vector-FFT/IFFT, vector-multiplier/divider does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable vector-FFT/IFFT, vector-multiplier/divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable vector-FFT/IFFT, vector-multiplier/divider will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3528017