Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2003-06-02
2004-08-24
Chang, Daniel D. (Department: 2819)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C326S041000, C712S015000, C257S723000, C257S777000
Reexamination Certificate
active
06781226
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates, in general, to the field of systems and methods for reconfigurable, or adaptive, data processing. More particularly, the present invention relates to an extremely compact reconfigurable processor module comprising hybrid stacked integrated circuit (“IC”) die elements.
In addition to current commodity IC microprocessors, another type of processing element is commonly referred to as a reconfigurable, or adaptive, processor. These reconfigurable processors exhibit a number of advantages over commodity microprocessors in many applications. Rather than using the conventional “load/store” paradigm to execute an application using a set of limited functional resources as a microprocessor does, the reconfigurable processor actually creates the number of functional units it needs for each application in hardware. This results in greater parallelism and, thus, higher throughput for many applications. Conventionally, the ability for a reconfigurable processor to alter its hardware compliment is typically accomplished through the use of some form of field programmable gate array (“FPGA”) such as those produced by Altera Corporation, Xilinx, Inc., Lucent Technologies, Inc. and others.
In practice however, the application space over which such reconfigurable processors, (as well as hybrids combining both microprocessors and FPGAs) can be practically employed is limited by several factors.
Firstly, since FPGAs are less dense than microprocessors in terms of gate count, those packaged FPGAs having sufficient gates and pins to be employed as a general purpose reconfigurable processor (“GPRP”), are of necessity very large devices. This size factor alone may essentially prohibit their use in many portable applications.
Secondly, the time required to actually reconfigure the chips is on the order of many hundreds of milliseconds, and when used in conjunction with current microprocessor technologies, this amounts to a requirement of millions of processor clock cycles in order to complete the reconfiguration. As such, a high percentage of the GPRP's time is spent loading its configuration, which means the task it is performing must be relatively long-lived to maximize the time that it spends computing. This again limits its usefulness to applications that require the job not be context-switched. Context-switching is a process wherein the operating system will temporarily terminate a job that is currently running in order to process a job of higher priority. For the GPRP this would mean it would have to again reconfigure itself thereby wasting even more time.
Thirdly, since microprocessors derive much of their effective operational speed by operating on data in their cache, transferring a portion of a particular job to an attached GPRP would require moving data from the cache over the microprocessor's front side bus to the FPGA. Since this bus runs at about 25% of the cache bus speed, significant time is then consumed in moving data. This again effectively limits the reconfigurable processor to applications that have their data stored elsewhere in the system.
These three known limiting factors will only become increasingly significant as microprocessor speeds continue to increase. As a result, the throughput benefits that reconfigurable computing can offer to a hybrid system made up of existing, discrete microprocessors and FPGAs may be obviated or otherwise limited in its potential usefulness.
SUMMARY OF THE INVENTION
In accordance with the disclosure of a representative embodiment of the present invention, FPGAs, microprocessors and cache memory may be combined through the use of recently available wafer processing techniques to create a particularly advantageous form of hybrid, reconfigurable processor module that overcomes the limitations of present discrete, integrated circuit device implementations of GPRP systems. As disclosed herein, this new processor module may be conveniently denominated as a Stacked Die Hybrid (“SDH”) Processor.
Tru-Si Technologies of Sunnyvale, Calif. (http://www.trusi.com) has developed a process wherein semiconductor wafers may be thinned to a point where metal contacts can traverse the thickness of the wafer creating small bumps on the back side much like those of a BGA package. By using a technique of this type in the manufacture of microprocessor, cache memory and FPGA wafers, all three die, or combinations of two or more of them, may be advantageously assembled into a single very compact structure thus eliminating or ameliorating each of the enumerated known difficulties encountered with existing reconfigurable technology discussed above.
Moreover, since these differing die do not require wire bonding to interconnect, it is now also possible to place interconnect pads throughout the total area of the various die rather than just around their periphery. This then allows for many more connections between the die than could be achieved with any other known technique.
Particularly disclosed herein is a processor module with reconfigurable capability constructed by stacking and interconnecting bare die elements. In a particular embodiment disclosed herein, a processor module with reconfigurable capability may be constructed by stacking thinned die elements and interconnecting the same utilizing contacts that traverse the thickness of the die. As disclosed, such a processor module may comprise a microprocessor, memory and FPGA die stacked into a single block.
Also disclosed herein is a processor module with reconfigurable capability that may include, for example, a microprocessor, memory and FPGA die stacked into a single block for the purpose of accelerating the sharing of data between the microprocessor and FPGA. Such a processor module block configuration advantageously increases final assembly yield while concomitantly reducing final assembly cost.
Further disclosed herein is an FPGA module that uses stacking techniques to combine it with a memory die for the purpose of accelerating FPGA reconfiguration. In a particular embodiment disclosed herein, the FPGA module may employ stacking techniques to combine it with a memory die for the purpose of accelerating external memory references as well as to expand its on chip block memory.
Also further disclosed is an FPGA module that uses stacking techniques to combine it with other die for the purpose of providing test stimulus during manufacturing as well as expanding the FPGA's capacity and performance. The technique of the present invention may also be used to advantageously provide a memory or input/ouput (“I/O”) module with reconfigurable capability that includes a memory or I/O controller and FPGA die stacked into a single block.
REFERENCES:
patent: 5585675 (1996-12-01), Knopf
patent: 5652904 (1997-06-01), Trimberger
patent: 5838060 (1998-11-01), Comer
patent: 6051887 (2000-04-01), Hubbard
patent: 6072233 (2000-06-01), Corisis et al.
patent: 6092174 (2000-07-01), Roussakov
patent: 6313522 (2001-11-01), Akram et al.
patent: 6449170 (2002-09-01), Nguyen et al.
patent: 6451626 (2002-09-01), Lin
Hintzke, Jeff, Probing Thin Wafers: Requires Dedicated Measures, http://www.electroglas.com/products/White%20Paper/Hintzke. Thin Paper.html. Electroglas, Inc. Aug. 21, 2001, pp. 1-6.
Lammers, David, AMD, LSI Logic will put processor, flash In single package,http://www.csdmaq.com/story/DEG2001023S0039. EE Times, Aug. 21, 2001, pp. 1-2.
Multi-Adaptive Processing (MAP™), http://www.srccomp.com/products map.htm. SRC Computers, Inc. Aug. 22, 2001, pp. 1-2.
System Architecture, http://www.srccomp.com/products.htm. SRC Computers, Inc, Aug. 22, 2001, pp.1-2.
Configurations, SRC Expandable Node, http://www.srccomp.com/products configs.htm, SRC Computers.Inc. Aug. 22, 2001, p.1.
Young, Jedediah J., Malshe, Ajay P., Brown, W.D., Lenihan, Timothy, Albert, Douglas, Ozguz, Volkan, Thermal Modeling and Mechanical Analysis of Very Thin Silicon Chips for Conformal Electronic Systems, University of Arkansas, Fayetteville, AR, pp.1-8, 2001.
Now Process Forms Die Interconnect
Guzy D. James
Huppenthal Jon M.
Arbor Company LLP
Chang Daniel D.
Hogan & Hartson LLP
Kubida William J.
Meza Peter J.
LandOfFree
Reconfigurable processor module comprising hybrid stacked... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable processor module comprising hybrid stacked..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable processor module comprising hybrid stacked... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3333108