Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1995-11-09
2000-05-23
Follansbee, John A.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
G06F 1500
Patent
active
060676159
ABSTRACT:
A digital processor with reconfigurable architecture includes a processor input and a processor output. A library stores a plurality of related function sequences for executing a processor operation. Memory stores data as required by the function sequences. A configurable device is connected to the library and the memory and between the processor input and the processor output. The configurable device sequentially stores the function sequences from the library in a plurality of programmable gate arrays configurable by the function sequences. The configurable device reconfigures the programmable gate arrays with another of the function sequences to complete the processor operation.
REFERENCES:
patent: 4156926 (1979-05-01), Hartman
patent: 4434422 (1984-02-01), Kenol et al.
patent: 4482953 (1984-11-01), Burke
patent: 4586157 (1986-04-01), Rector et al.
patent: 5014193 (1991-05-01), Garner et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5109503 (1992-04-01), Cruickshank et al.
patent: 5125081 (1992-06-01), Chiba
patent: 5142469 (1992-08-01), Weisenborn
patent: 5253181 (1993-10-01), Marni et al.
patent: 5301344 (1994-04-01), Kolchinsky
patent: 5349670 (1994-09-01), Agrawal et al.
patent: 5603043 (1997-02-01), Taylor et al.
Chappell Brown, "DSP is being reconfigured", Mar. 22, 1993, Technology News, Electronic Engineering Times, p. 22.
Chappell Brown, "The programmable-logic assault", Mar. 15, 1993, Electronic Engineering Times, p. 33, 36.
Hastle et al., "The Implementation of Hardware Subroutines on Field Programmable Gate Arrays," IEEE, 1990, pp. 31.4.1 to 34.4.4.
Athanas, "A Functional . . . Computing," IEEE, Jul. 1993, pp. 49-55.
Follansbee John A.
TRW Inc.
Yatsko Michael S.
LandOfFree
Reconfigurable processor for executing successive function seque does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable processor for executing successive function seque, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable processor for executing successive function seque will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1844619