Reconfigurable pipelined processor

Details Reconfigurable pipelined processor Reconfigurable pipelined processor

1987-04-10

1989-08-15

Harkcom, Gary V.

Boots, shoes, and leggings

364730, G06F 700

Patent

active

048581135

ABSTRACT:
The reconfigurable pipelined processor includes a plurality of memory devices and arithmetic units interconnected by cross bars for transferring raw and processed data therebetween. A counter is connected with the cross bar to provide a source of addresses for the memory devices. At least one variable tick delay device is connected with each memory and arithmetic unit to variably control the input and output operations thereof to selectively delay the memory devices and arithmetic units to align the data for processing in a selected sequence.

REFERENCES:
patent: 3787673 (1974-01-01), Watson et al.
patent: 4325120 (1982-04-01), Colley et al.
patent: 4497023 (1985-01-01), Moorer
patent: 4525796 (1985-06-01), Omoda et al.
patent: 4553203 (1985-11-01), Raw et al.
patent: 4589067 (1986-05-01), Porter et al.
patent: 4599721 (1986-07-01), Murray

Affiliated with

Also associated with

Rating

Reconfigurable pipelined processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable pipelined processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable pipelined processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-127100