Reconfigurable neural network

Details Reconfigurable neural network Reconfigurable neural network

1996-07-18

1998-04-21

Macdonald, Allen R.

395 24, G06F 1518

Patent

active

057427410

ABSTRACT:
A reconfigurable neural network is disclosed. The neural network includes a plurality of switches each having at least two conductive leads, wherein data flow direction of the conductive leads of the switches is programmed to select one of the conductive leads as input switch lead and select another one of the conductive leads as an output switch lead. A plurality of processing elements each having a plurality of leads connected to the switches, wherein the processing elements and the switches are interconnected in one-dimension manner. Each of the processing elements comprising: (a) a serial-in-parallel-out accumulator having a first input coupled to one of the interconnected switches and generating a first output; (b) an activation function for transforming the first output of the serial-in-parallel-out accumulator and generating a second output; and (c) a parallel-in-serial-out shift register for shifting out the second output of the activation function serially to one of the interconnected switches.

REFERENCES:
patent: 4326259 (1982-04-01), Cooper et al.
patent: 5093900 (1992-03-01), Graf
patent: 5155802 (1992-10-01), Mueller
patent: 5216751 (1993-06-01), Gardner et al.
patent: 5533169 (1996-07-01), Burnod
"80170NX Electrically Trainable Analog Neural Network", Intel Co Menu, pp. 1-42, (1993).
Boser, Bernhard E., et al., "An Analog Neural Network Processor wit Programmable Topology", IEEE Journal of Solid-State Cirucits vol. 26, No. 12, pp. 2017-2025, (Dec. 1991).
Hammerstrom, Dan, "Working with Neural Networks", IEEE Spectrum pp. 46-53, (Jul. 1993).
Mees, Alistair I., et al., "Device Modeling by Radial Basis Functions" IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 39, No. 1, pp. 19-27, (Jan. 1992).
Wawrzynek, John et al., "The Design of a Neuro-Microprocessor" IEEE Transactions on Neural Networks, vol. 4, No. 3, pp. 394-399 May 1993.
Larsson-Edefors, "Optimising a high speed serial/parallel sum of products hardware structure with respect to bus utilisation," IEE Proceedings-Computers and digital techniques v142n1, Jan. 1995.
Dadda, Luigi and Breveglieri, Luca, "A serial-input serial-output bit-sliced convolver," Department of Electronics, Politecnico di Milano, Italy; IEEE pp. 490-495, May 1988.
Lee, Burnyoub and Chung, Duckjin, "A hardware implementation of neural network with modified HANNIBAL architecture," transactions of the Korean institute of electrical engineers, v45 n3, Mar. 1996.

Affiliated with

Also associated with

Rating

Reconfigurable neural network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable neural network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable neural network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2066982