Reconfigurable mixed-signal VLSI implementation of...

Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C341S149000

Reexamination Certificate

active

07348909

ABSTRACT:
Disclosed herein is a reconfigurable mixed signal distributed arithmetic system including: an array of tunable voltage references operable for receiving a delayed digital input signal; a combination device in electrical communication with the array of tunable floating-gate voltage references that selectively combines an output of the array of tunable voltage references into an analog output signal; and a feedback element in electrical communication with the combination device, wherein the array of tunable voltages and the delayed digital input signal combine to perform a distributed arithmetic function and the reconfigurable mixed signal distributed arithmetic system responsively generates the analog output signal.

REFERENCES:
patent: 4989179 (1991-01-01), Simko
patent: 5235273 (1993-08-01), Akar et al.
patent: 5349351 (1994-09-01), Obara et al.
patent: 5623279 (1997-04-01), Itakura et al.
patent: 5682175 (1997-10-01), Kitamura
patent: 6094153 (2000-07-01), Rumsey et al.
patent: 6483448 (2002-11-01), Martin et al.
patent: 6744317 (2004-06-01), Kim et al.
patent: 6958947 (2005-10-01), Park et al.
International Search Report for corresponding PCT Patent Application No. PCT/US2006/032194 dated Apr. 20, 2007.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reconfigurable mixed-signal VLSI implementation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable mixed-signal VLSI implementation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable mixed-signal VLSI implementation of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2813630

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.