Reconfigurable logic circuit using a transistor having...

Details Reconfigurable logic circuit using a transistor having... Reconfigurable logic circuit using a transistor having...

2004-03-26

2009-06-09

Lee, Eugene (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Responsive to non-electrical signal

Magnetic field

C257S422000, C257S425000, C257S295000, C257SE29323, C257SE29164

Reexamination Certificate

active

07545013

ABSTRACT:
A nonvolatilely reconfigurable logical circuit is built. It is a reconfigurable logical circuit based on the CMOS configuration using the spin MOSFET. By changing the transmission characteristic of each transistor in accordance with the magnetization states of Tr1,Tr2,Tr5,and Tr8which are spin MOSFETs, it is possible to reconfigure all the two-input symmetric functions AND/OR/XOR/NAND/NOR/XNOR/“1”/“0”. Since it is possible to constitute the logical function by a small number of non-volatile elements, it is possible to reduce the chip area, thereby increasing the speed and reducing the power consumption.

REFERENCES:
patent: 5652445 (1997-07-01), Johnson
patent: 5654566 (1997-08-01), Johnson
patent: 5661421 (1997-08-01), Ohmi et al.
patent: 5998842 (1999-12-01), Sano
patent: 0 685 808 (1995-12-01), None
patent: A-05-343984 (1983-12-01), None
patent: A-61-234623 (1986-10-01), None
patent: A-06-250994 (1994-09-01), None
patent: A-09-097906 (1997-04-01), None
patent: A-11-340542 (1999-12-01), None
patent: A-2000-349619 (2000-12-01), None
patent: A-2002-246487 (2002-08-01), None
patent: A-2003-008105 (2003-01-01), None
patent: A-2003-060211 (2003-02-01), None
patent: A-2003-092412 (2003-03-01), None
Notification of Reasons for Refusal, Mar. 25, 2008.
S. Sugahara et al.; “A Spin MOSFET and its Applications”; The Magnetics Society of Japan; vol. 134; Jan. 2004; pp. 93-100. (w/ abstract).
Stephen Trimberger; “A Reprogrammable Gate Array and Applications”;Proceedings of the IEEE; vol. 81, No. 7; Jul. 1993; pp. 1030-1041.
Scott Hauck; “The Roles of FPGA's in Reprogrammable Systems”;Proceedings of the IEEE; vol. 86, No. 4; Apr. 1998; pp. 615-638.
Toshinori Sueyoshi; “Programmable Logic Devices—from the Past to the Future”;Technical Report of IEICE; vol. 101, No. 632; 2002; pp. 17-24 (w/ abstract).
Tadashi Shibata et al.; “A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations”;IEEE Transactions on Electron Devices; vol. 39, No. 6; Jun. 1992; pp. 1444-1455.
Tadashi Shibata et al.; Neuron MOS Binary-Logic Integrated Circuits- Part I: Design Fundamentals and Soft-Hardware-Logic Circuit Implementation;IEEE Transactions on Electron Devices; vol. 40, No. 3, Mar. 1993; pp. 570-576.
Hiroshi Sawada et al; “Consideration for a Reconfigurable Logic Device using Neuron MOS Transistors”; Technical Report of IEICE; vol. 99, No. 481; Nov. 1999; pp. 41-48. (w/ abstract).

Affiliated with

Also associated with

Rating

Reconfigurable logic circuit using a transistor having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable logic circuit using a transistor having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable logic circuit using a transistor having... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4086217