Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2005-10-11
2005-10-11
Treat, William M. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S200000
Reexamination Certificate
active
06954845
ABSTRACT:
A system and method for adding reconfigurable computational instructions to a reduced instruction set computer. A computer program contains instruction extensions not native to the instruction set of the processor core and is loaded into an instruction memory accessible by the processor core of the computer. The computer program is then detected for containing the instruction extension. The programmable logic device is then configured to execute the instruction extension. The programmable logic device then executes the instruction extension for use by the processor core in processing the computer program.
REFERENCES:
patent: 4635261 (1987-01-01), Anderson et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4893311 (1990-01-01), Hunter et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5357152 (1994-10-01), Jennings, III
patent: 5414377 (1995-05-01), Freidin
patent: 5426378 (1995-06-01), Ong
patent: 5436574 (1995-07-01), Veenstra
patent: 5488612 (1996-01-01), Heybruck
patent: 5652875 (1997-07-01), Taylor
patent: 5696956 (1997-12-01), Razdan et al.
patent: 5726584 (1998-03-01), Freidin
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5784636 (1998-07-01), Rupp
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5920202 (1999-07-01), Young et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 5963050 (1999-10-01), Young et al.
patent: 5977793 (1999-11-01), Reddy et al.
patent: 5982195 (1999-11-01), Cliff et al.
patent: 5986465 (1999-11-01), Mendel
patent: 6353841 (2002-03-01), Marshall et al.
patent: 6633181 (2003-10-01), Rupp
patent: 6721884 (2004-04-01), De Oliveira Kastrup Pereira et al.
patent: 6732354 (2004-05-01), Ebeling et al.
patent: 2001/0049816 (2001-12-01), Rupp
patent: 2003/0097546 (2003-05-01), Taylor
patent: 2003/0108119 (2003-06-01), Mohebbi et al.
patent: 0 507 507 (1992-07-01), None
patent: 0 668 659 (1995-08-01), None
patent: 1443417 (2004-08-01), None
Ye et al., “CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit”, Proceedings of the 27International Symposium on Computer Architecture, IEEE, Jun. 10-14, 2000, pp. 225-235.
“MIPS Extension for Digital Media with 3D,” MIPS Technologies, Inc., Dec. 27, 1996.
Borgatti, M. et al., “A Reconfigurable System Featuring Dynamically Extensible Embedded Microprocessor, FPGA and Cutomisable I/O”, IEEE 2002 Custom Integrated Circuits Conference, pp 1-4.
Razdan, R. et al. “A High-Performance Microarchitecture with Hardware-Programmable Functional Units”, Proc. of MICRO-27, Nov. 1994.
Bechade, R.A. et al., “Programmable Arithmetic/Logic Circuits,” IBM Technical Disclosure Bulletin, U.S. IBM Corp., New York, vol. 3, No. 11, Apr. 1981, pp. 4870-4873, XP-000713711.
Arnold Jeffrey Mark
Banta Gareld Howard
Johnson Scott Daniel
Wang Albert R.
Carr & Ferrell LLP
Stretch, Inc.
Treat William M.
LandOfFree
Reconfigurable instruction set computing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable instruction set computing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable instruction set computing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3447990