Electrical computers and digital processing systems: processing – Instruction decoding
Reexamination Certificate
2007-03-13
2007-03-13
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Instruction decoding
C712S211000, C712S248000
Reexamination Certificate
active
10682378
ABSTRACT:
A reconfigurable control structure for CPUs comprises a first control unit with a first basic instruction set associated therewith, and a second control unit, with a second instruction set associated therewith. Associated with the second control unit is at least one programming element for rendering the second instruction set selectively modifiable. Also present is at least one circuit element for supplying instruction codes to be executed to the first control unit and to the second control unit, so that each instruction can be executed under the control of at least one between the first control unit or the second control unit according to whether the instruction is comprised in the first basic instruction set and/or in the second selectively modifiable instruction set.
REFERENCES:
patent: 5335331 (1994-08-01), Murao et al.
patent: 5729757 (1998-03-01), Shekels
patent: 5737631 (1998-04-01), Trimberger
patent: 5774686 (1998-06-01), Hammond et al.
patent: 5848289 (1998-12-01), Studor et al.
patent: 6049862 (2000-04-01), Bauer et al.
patent: 6138229 (2000-10-01), Kucukcakar et al.
Ertem, M., “A Reconfigurable Co-Processor for Microprocessor Systems,” inProceedings of the Southeast Conference, Tampa, Apr. 5-8, 1987, New York, IEEE, vol. 1, pp. 225-228.
“Design Flexibility into Hardwired Logic,”IBM Technical Disclosure Bulletin 37(3):321-324, Mar. 1994.
Hennessy, J. et al.,Computer Organization and Design. The Hardware/Software Interface, Morgan Kaufman Publishers, San Francisco, 1994, Appendix C, “Mapping Control to Hardware”, pp. C3-C28.
Jain, R., “An Alternative Approach Towards the Design of Control Units,” Microelectronics and Reliability 24(6):1009-1012, 1984.
“Opcode Compare Facility,” Research Disclosure No. 315. Kenneth Mason Publications, p. 577. Jul. 1990.
Pappalardo Francesco
Pennisi Agatino
Cottle Rob R.
Jorgenson Lisa K.
Kim Kenneth S.
STMicroelectronics S.r.l.
LandOfFree
Reconfigurable CPU with second FSM control unit executing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable CPU with second FSM control unit executing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable CPU with second FSM control unit executing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3746722