Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1997-10-17
1999-10-26
Beausoliel, Jr., Robert W.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708629, G06P 752
Patent
active
059744359
ABSTRACT:
A method and apparatus that combines the same basic hardware elements in several ways to perform a plurality of arithmetic operations over different numbers of operands of different lengths. The allowed options include the multiplication and summing of several operands in a single operation. The reuse of hardware elements is obtained by the use of a multiplication hardware structure together with multiplexer logic (or similar selection logic) at appropriate points in the hardware structure, which allows a minimum of extra hardware and a small number of extra gate delays along any critical path, thereby ensuring that the flexibility to use different operand lengths and numbers of operands incurs only a small penalty in processing speed and/or chip area in a VLSI circuit implementation.
REFERENCES:
patent: 3866030 (1975-02-01), Baugh et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5446651 (1995-08-01), Moyse et al.
patent: 5751619 (1998-05-01), Agarwal et al.
Earl E. Swartzlander, Jr., "Merged Arithmetic", IEEE Transactions on Computers, vol. C-5/, No. 10, Oct. 1980, pp. 946-950.
Charles R. Baugh and Bruce A. Wooley, "A Two's Complement Parallel Array Multiplication Algorithm", IEEE Transactions on Computers, vol. C-22, No. 12, Dec. 1973, pp. 1045-1047.
C.S. Wallace, "A Suggestion for a Fast Multiplier", IEEE Transactions on Electronic Computers, Feb. 1964, pp. 14-17.
Zhi-Jian (Alex) Mou, "Overtruned-Stairs Adder Trees and Multiplier Design", IEEE Transactions on Computers, vol. 41, No. 8, Aug. 1992, pp. 940-948.
Beausoliel, Jr. Robert W.
Elisca Pierre E.
Malleable Technologies, Inc.
LandOfFree
Reconfigurable arithmetic datapath does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable arithmetic datapath, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable arithmetic datapath will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-775640