Pulse or digital communications – Testing – Signal noise
Reexamination Certificate
1999-11-23
2001-05-08
Bocure, Tesfaldet (Department: 2631)
Pulse or digital communications
Testing
Signal noise
C375S354000
Reexamination Certificate
active
06229848
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to a digital exchange technique and, more particularly, to a reception-synchronization protecting device and a reception-synchronization protecting method used in a common line signaling technique. In the common line technique, speech and data information and a control signal are separated and then transmitted over a separately arranged speech line and a signal line when a plurality of exchanges are connected through a communication network.
Along with today's rapid advancement of a multimedia communication, such as the Internet, the common line signaling technique has dramatically advanced. In the common line signaling technique, speech and data information and a control signal are separated and then transmitted over a separately arranged speech line and a signal line to each other when a plurality of exchanges are connected through a communication network. Japanese Unexamined Patent Publication (A) No. 8858/1997 discloses such conventional common line signaling techniques.
In this disclosed conventional art, a timing reproducing circuit reproduces a clock signal from carrier data signals that have arrived at a hub station in a burst form in different phases from a plurality of terminals. The timing reproducing circuit comprises a level detector circuit, a carrier demodulator circuit, a gating circuit, a digital phase-locked loop (DPLL) circuit, and a discrimination circuit.
The level detector circuit is used for detecting the arrival of a carrier data signal and outputting a control signal. The carrier demodulator circuit is used for demodulating the carrier data signal into a baseband burst data signal. The gating circuit is used for extracting a particular signal from the demodulated baseband burst signal. The DPLL circuit is used for reproducing a clock signal in synchronization with the baseband burst data signal, using the particular signal. The discrimination circuit is used for discriminating the baseband burst data signal using the reproduced clock signal.
The baseband burst data signal from each terminal includes a preamble (PR) signal for establishing a bit synchronization, a unique word signal for establishing a frame synchronization, and data signal bearing information. The particular signal is the preamble signal.
According to the disclosure, since the gating circuit extracts the PR signal from the baseband burst data signal using the control signal, and by adding only the PR signal to the DPLL circuit, a timing reproduction is reliably performed without erratic frame synchronization in a guard time.
In the conventional art, it is however unknown what frequency a reception signal firstly exists when an initial synchronization is going to be established. To settle this, the reception signal is firstly detected so that synchronizations of a frequency and a clock timing are established early. In this event, if a synchronization frame (timing frame) to be synchronized suffers from a timing error, the power of a synchronization signal is reduced. In particular, when a synchronization timing is delayed caused by the timing error, a CCS (Common Line Signal) signal contained in a received frame is affected by a frequency estimating signal contained in the received frame. Namely, the frequency estimating signal partially overlaps onto the CCS signal so as to make an overlapped part in the CCS signal. The overlapped part becomes a noise component for the received frame. As a result, the received signal is reduced in a relative S/N (signal-to-noise) ratio.
SUMMARY OF THE INVENTION
It is an object of this invention to solve the disadvantages mentioned above and to therefore provide a reception-synchronization protecting device and a reception-synchronization protecting method capable of minimizing a power loss caused by an overlap of the frequency estimating signal on the CCS signal with a synchronization frame suffered from a timing error and thereby reducing an erroneous detection of the frequency estimating signal caused by a degradation of a signal strength.
The other object, features, and advantages of this invention will become clear as the description proceeds.
This invention is directed to a reception-synchronization protecting device which comprises strength measuring means for measuring a signal strength of the CCS signal contained in a received frame and producing a measured result, S/N ratio estimating means for estimating an S/N (a Signal-to-Noise) ratio of the received frame with basing on the measured result previously measured by the signal strength measuring means, protection window size determining means for determining a size of a protection window with basing on the estimated S/N ratio estimated by the S/N ratio estimating means, timing estimating means for estimating an expected position of the received frame with basing on the measured result previously measured by the signal strength measuring means, and protection window adding means for adding protection window having the determined size determined by the protection window size determining means at each of front and rear ends of an expected timing frame to be contained in the received frame, with basing on the estimated position and the estimated S/N ratio of the received frame respectively estimated by the S/N ratio estimating means and the timing estimating means.
This invention is further directed to a reception-synchronization protecting method which comprises a signal strength measuring step for measuring a signal strength of a CCS (Common Line Signal) signal contained in a received frame and producing a measured result, an S/N ratio estimating step for estimating an S/N ratio of a received frame with basing on the measured result previously measured in the signal strength measuring step, a protection window size determining step for determining a size of a protection window with basing on the estimated S/N ratio estimated in the S/N ratio estimating step, a timing estimating step for estimating an expected position of the received frame with basing on the measured result previously measured in the signal strength measuring step, and a protection window adding step for adding protection window having the determined size determined in the protection window size determining step at each of front and rear ends of an expected timing frame to be contained in the received frame, with basing on the estimated position of the received frame and the estimated S/N ratio of the received frame respectively estimated in the S/N ratio estimating step and the timing estimating step.
REFERENCES:
patent: 4686673 (1987-08-01), Hotta
patent: 4972441 (1990-11-01), Roberts et al.
patent: 5319679 (1994-06-01), Bagdy
patent: 5524127 (1996-06-01), Petranovich
patent: 5598098 (1997-01-01), Champlin
patent: 9-8858 (1997-01-01), None
Bocure Tesfaldet
NEC Corporation
Sughrue Mion Zinn Macpeak & Seas, PLLC
LandOfFree
Reception-synchronization protecting device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reception-synchronization protecting device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reception-synchronization protecting device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2557784