Receiver circuit for use in a semiconductor integrated circuit

Details Receiver circuit for use in a semiconductor integrated circuit Receiver circuit for use in a semiconductor integrated circuit

2011-01-11

2011-01-11

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S307000

Reexamination Certificate

active

07868663

ABSTRACT:
A receiver circuit for sensing and transmitting input data in sync with a plurality of clock signals having mutually different phase sequentially enabled comprising a sense amplifier configured to receive, as offset voltages, first signals which can be obtained by amplifying the input data in sync with a first clock signal of the plurality of clock signals, being driven in sync with a second clock signal enabled subsequently to the first clock signal, and outputting second signals, and a discharging controller configured to control a discharging speed of the sense amplifier according to the offset voltages to control a driven speed of the sense amplifier.

REFERENCES:
patent: 5422909 (1995-06-01), Love et al.
patent: 6266799 (2001-07-01), Lee et al.
patent: 6560290 (2003-05-01), Ahn et al.
patent: 6922083 (2005-07-01), Tanaka et al.
patent: 7411420 (2008-08-01), Doi
patent: 7417479 (2008-08-01), Kitayama
patent: 2003/0214341 (2003-11-01), Cho et al.
patent: 2007/0236258 (2007-10-01), Kiziloglu et al.
patent: 2008/0089155 (2008-04-01), Bae
patent: 2002-158647 (2002-05-01), None
patent: 1020050002852 (2005-01-01), None
patent: 1020050002852 (2005-01-01), None
patent: 100480597 (2005-03-01), None
James E. Jaussi, Ganesh Balamurugan, David R. Johnson, Bryan Casper, Aaron Martin, Joseph Kennedy, Naresh Shanbhag and Randy Mooney, “8-GB/s Source-Synchronous I/O Link With Adaptive Receiver Equalization, Offset Cancellation, and Clock De-Skew”, IEEE Journal of Solid-State Circuits, Jan. 2005, pp. 80-88, vol. 40, No. 1.
Troy Beukema, Michael Sorna, Karl Selander, Steven Zier, Brian L. Ji, Phil Murfet, James Mason, Woogeun Rhee, Herschel Ainspan, Benjamin Parker and Michael Beakes, “A 6.4-Gb/s CMOS SerDes Core With Feed-Forward and Decision-Feedback Equalization”, IEEE Journal of Solid-State Circuits, Dec. 2005, pp. 2633-2645, vol. 40, No. 12.
F. Bien, Y. Hur, M. Maeng, H. Kim, E. Gebara and J. Laskar, “A Reconfigurable Fully-Integrated 0.18-um CMOS Feed-Forward Equalizer IC for 10-Gb/sec Backplane Links”, ISCAS 2006, pp. 2117-2120.

Affiliated with

Also associated with

Rating

Receiver circuit for use in a semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Receiver circuit for use in a semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receiver circuit for use in a semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2656197