Receiver based decision feedback equalization circuitry and...

Details Receiver based decision feedback equalization circuitry and... Receiver based decision feedback equalization circuitry and...

2007-08-28

2007-08-28

Phu, Phuong (Department: 2611)

Pulse or digital communications

Equalizers

Automatic

C375S233000, C375S340000

Reexamination Certificate

active

10630991

ABSTRACT:
In one aspect, the present invention is directed to a technique of, and circuitry and system for enhancing the performance of data communication systems using receiver based decision feedback equalization circuitry. In one embodiment, the equalization circuitry and technique employs a plurality of data slicers (for example, two) to receive an analog input and output a binary value based on the reference or slicer level. The output of the data slicers is provided to logic circuitry to determine whether the analog input was a binary high or binary low. In those instances where the data slicers “agree” and both indicate either a high or a low, the logic circuitry outputs the corresponding binary value. In those instances where the data slicer do not “agree”—that is, where one data slicer indicates the input to be a binary or logic high value and the other data slicer indicates the input to be a binary or logic low value, in one embodiment, the logic circuitry outputs the complement of the previous binary value. In another embodiment, the logic circuitry selects the output from the slicer that changed its output from the previous binary value. In yet another embodiment where the slicers do not “agree”, the logic circuitry selects the decision of the data slicer with higher slicer value if the previous binary value was “high”, or selects the decision of the data slicer with the lower slicer value if the previous binary value was “low”. The data slicers employ slicer levels that may be fixed, pre-programmed, predetermined, preset, changed, modified, optimized, enhanced and/or programmed or re-programmed (for example, adaptively) before or during operation of the decision feedback equalization circuitry.

REFERENCES:
patent: 5712873 (1998-01-01), Shiue et al.
patent: 6505222 (2003-01-01), Davis et al.
patent: 2002/0021646 (2002-02-01), Redman-White et al.
patent: 2002/0075012 (2002-06-01), Tang et al.
patent: 2002/0094024 (2002-07-01), Ma et al.
patent: 2003/0081697 (2003-05-01), Little
patent: 2004/0120426 (2004-06-01), Dagdeviren et al.
patent: 2005/0002474 (2005-01-01), Limberg
“Pipelining in Algorithms with Quantizer Loops”, K. Parhi, IEEE Transactions on Circuits and Systems, vol. 38, No. 7, Jul. 1991, pp. 745-754.

Affiliated with

Also associated with

Rating

Receiver based decision feedback equalization circuitry and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Receiver based decision feedback equalization circuitry and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receiver based decision feedback equalization circuitry and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3859958