Pulse or digital communications – Transceivers
Reexamination Certificate
2006-06-20
2006-06-20
Tran, Khai (Department: 2637)
Pulse or digital communications
Transceivers
C375S232000
Reexamination Certificate
active
07065133
ABSTRACT:
There is disclosed a transceiver for use in a high speed Ethernet local area network (LAN). The transceiver comprises: 1) front-end analog signal processing circuitry comprising: a) a line driver for transmitting an outgoing analog signal to an external cable; b) a DC offset correction circuit for reducing a DC component in an incoming analog signal; c) an echo canceller; d) an automatic gain control (AGC) circuit; and e) an adaptive analog equalization filter. The transceiver also comprises: 2) an analog-to-digital converter (ADC) for converting the analog filter incoming signal to a first incoming digital signal; and 3) digital signal processing circuitry comprising: a) a digital finite impulse response (FIR) filter; b) a digital echo cancellation circuit to produce a reduced-echo incoming digital signal; c) a digital automatic gain control (AGC) circuit; and d) a digital base line wander circuit.
REFERENCES:
patent: 4600815 (1986-07-01), Horna
patent: 5031194 (1991-07-01), Crespo et al.
patent: 5204854 (1993-04-01), Gregorian et al.
patent: 5896420 (1999-04-01), Kaku et al.
patent: 6115418 (2000-09-01), Raghavan
patent: 6118814 (2000-09-01), Friedman
patent: 6212273 (2001-04-01), Hemkumar et al.
patent: 6421381 (2002-07-01), Raghavan
patent: 6452990 (2002-09-01), Leis et al.
patent: 6661849 (2003-12-01), Guo et al.
patent: 6795494 (2004-09-01), Phanse et al.
Phanse Abhijit M.
Sallaway Peter J.
Wieser James B.
LandOfFree
Receiver architecture using mixed analog and digital signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Receiver architecture using mixed analog and digital signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receiver architecture using mixed analog and digital signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3687362