Boots – shoes – and leggings
Patent
1992-06-18
1996-12-31
Treat, William M.
Boots, shoes, and leggings
39520003, 36447424, G06F 15173
Patent
active
055903495
ABSTRACT:
A programmable integrated signal processor ("SPROC") is provided having a multiported central memory unit (RAM), a program memory, at least one, and preferably a plurality of digital processors coupled to the multiported RAM and to the program memory, a data flow manager which controls external data flowing into the SPROC and processed data flowing out of the SPROC by acting as an interface of such data with the multiported RAM, input and output ports coupled to the DFM and acting as serial interfaces for the SPROC, and a host port permitting the programming of the SPROC and acting as a parallel interface to the SPROC. SPROCs may be coupled via the input and output ports to provide a system. The SPROC architecture permits the SPROC system to be computationally expandable, to have low latency and parasitic overhead for real time I/O, to efficiently execute a multiple of asynchronous processes, and to easily interface with microprocessors of various formats. The SPROC architecture in conjunction with a compiler and user interface system permits a user to "sketch and realize" complex circuits in the SPROC. An access port coupled to the multiported data RAM and the program RAM is provided for debugging purposes and permits reading and writing to data and program RAM memory locations. A probe permits monitoring of a memory location and provides an analog signal indicative thereof. The SPROC accomplishes for signal processing that which a microprocessor accomplishes for logic processing, and is further also easily realized in silicon.
REFERENCES:
patent: 4257100 (1981-03-01), Syrbe et al.
patent: 4377849 (1983-03-01), Finger et al.
patent: 4439839 (1984-03-01), Kneib et al.
patent: 4631686 (1986-12-01), Ikawa
patent: 4641238 (1987-02-01), Kneib
patent: 4703436 (1987-10-01), Varshney
patent: 4740894 (1988-04-01), Lyon
patent: 4748573 (1988-05-01), Sarandrea et al.
patent: 4750111 (1988-06-01), Crosby, Jr. et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4791602 (1988-12-01), Resnick
patent: 4792743 (1988-12-01), Tsujino et al.
patent: 4845633 (1989-07-01), Furtek
patent: 4847757 (1989-07-01), Smith
patent: 4864381 (1989-09-01), Seefeldt et al.
patent: 4868785 (1989-09-01), Jordan et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873630 (1989-10-01), Rusterholz et al.
patent: 4896272 (1990-01-01), Kurosawa
patent: 4935894 (1990-06-01), Ternes et al.
patent: 4972314 (1990-11-01), Getzinger et al.
patent: 5031111 (1991-07-01), Chao et al.
patent: 5042000 (1991-08-01), Baldwin
patent: 5163133 (1992-11-01), Morgan et al.
Denyer et al., "A Silicon Compiler for VLSI Signal Processors," Digest of Technical Papers, ESS CIRC '82, (Brussels, Belgium), Sep. 1982, pp. 215-218.
Huisken et al., "Design of DSP Systems on Silicon Using the PIRAMID Library and Design Tools," VLSI Signal Processing III, IEEE, NY, 1988, pp. 319-329.
Engels et al., "Concept and Implementation of a Powerful Multiprocessor System for Digital Signal Processing," Internal Report KUL-ESAT-1989, Jan. 4, 1989.
Kevin L. Kloker, "The Motorola DSP 56000 Digital Signal Processor," IEEE Micro, Dec. 1986, pp. 29-48.
Paul N. Hilfinger, "A High-Level Language and Silicon Compiler for Digital Signal Processing," IEEE 1985 Custom Integrated Circuits Conference, Proceedings, N.Y., May 1985, pp. 213-216.
"Gabriel: A Design Environment for DSP" by Edward A. Lee et al. IEEE Transactions on Acoustics, Speech, & Signal Processing, vol. 37, No. 11, Nov. 1989, pp. 1751-1762.
Musicus Bruce R.
Robinson Jeffrey I.
Rouse Keith
Gordon David P.
Logic Devices, Inc.
Treat William M.
LandOfFree
Real time programmable signal processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Real time programmable signal processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real time programmable signal processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1150005