Multiplex communications – Wide area network – Packet switching
Patent
1997-04-09
1998-09-08
Shah, Alpesh M.
Multiplex communications
Wide area network
Packet switching
370392, G06F 1300
Patent
active
058058087
ABSTRACT:
A parser for reading bits of a packet has a set of logic circuits implemented in a computer chip; a memory interacting with the computer chip, the memory providing first data to the set of logic circuits; means for reading bits from any field of packet into the set of logic circuits, the bits providing second data to the set of logic circuits; means, responsive to the first data and the second data, for the logic circuits to interpret bits of the packet.
REFERENCES:
patent: 4839891 (1989-06-01), Kobayashi et al.
patent: 4905138 (1990-02-01), Bourne
patent: 4941089 (1990-07-01), Fischer
patent: 4979167 (1990-12-01), McCool
patent: 4991133 (1991-02-01), David et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5058110 (1991-10-01), Beach et al.
patent: 5067104 (1991-11-01), Krishnakumar et al.
patent: 5228083 (1993-07-01), Lozowick et al.
patent: 5235644 (1993-08-01), Gupta et al.
patent: 5249292 (1993-09-01), Chiappa
patent: 5361353 (1994-11-01), Carr et al.
Hasani Santosh K.
Kempf Mark F.
Rege Satish L.
Digital Equipment Corporation
Johnston A. Sidney
Kuta Christine M.
Shah Alpesh M.
LandOfFree
Real time parser for data packets in a communications network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Real time parser for data packets in a communications network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real time parser for data packets in a communications network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1292800