Real-time in-line testing of semiconductor wafers

Details Real-time in-line testing of semiconductor wafers Real-time in-line testing of semiconductor wafers

2005-06-21

2005-06-21

Zarneke, David (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

Reexamination Certificate

active

06909302

ABSTRACT:
An apparatus and method for the real-time, in-line testing of semiconductor wafers during the manufacturing process. In one embodiment the apparatus includes a probe assembly within a semiconductor wafer processing line. As each wafer passes adjacent the probe assembly, a source of modulated light, within the probe assembly, having a predetermined wavelength and frequency of modulation, impinges upon the wafer. A sensor in the probe assembly measures the surface photovoltage induced by the modulated light. A computer then uses the induced surface photovoltage to determine various electrical characteristics of the wafer.

REFERENCES:
patent: 3850508 (1974-11-01), Sittig et al.
patent: 4168212 (1979-09-01), Faktor et al.
patent: 4181538 (1980-01-01), Narayan et al.
patent: 4286215 (1981-08-01), Miller
patent: 4333051 (1982-06-01), Goodman
patent: 4433288 (1984-02-01), Moore
patent: 4454472 (1984-06-01), Moore
patent: 4498772 (1985-02-01), Jastrzebski et al.
patent: 4507334 (1985-03-01), Goodman
patent: 4544887 (1985-10-01), Kamieniecki
patent: 4551674 (1985-11-01), Miller
patent: 4554726 (1985-11-01), Hillenius et al.
patent: 4581578 (1986-04-01), Honma et al.
patent: 4599558 (1986-07-01), Castellano, Jr.
patent: 4663526 (1987-05-01), Kamieniecki
patent: 4812756 (1989-03-01), Curtis et al.
patent: 4827212 (1989-05-01), Kamieniecki
patent: 4891584 (1990-01-01), Kamieniecki et al.
patent: 5025145 (1991-06-01), Lagowski
patent: 5087876 (1992-02-01), Reiss et al.
patent: 5091691 (1992-02-01), Kamieniecki et al.
patent: 5159410 (1992-10-01), Pollak et al.
patent: 5177351 (1993-01-01), Lagowski
patent: 5216362 (1993-06-01), Verkuil
patent: 5218214 (1993-06-01), Tyson et al.
patent: 5262642 (1993-11-01), Wessels et al.
patent: 5369495 (1994-11-01), Lagowski
patent: 5442297 (1995-08-01), Verkuil
patent: 5453703 (1995-09-01), Goldfarb
patent: 5471293 (1995-11-01), Lowell et al.
patent: 5581194 (1996-12-01), Lowell
patent: 5650731 (1997-07-01), Fung et al.
patent: 5661408 (1997-08-01), Kamieniecki et al.
patent: 5663657 (1997-09-01), Lagowski et al.
patent: 5708365 (1998-01-01), Yoshino et al.
patent: 5773989 (1998-06-01), Edelman et al.
patent: 5804981 (1998-09-01), Lowell et al.
patent: 5943552 (1999-08-01), Koveshnikov et al.
patent: 5963783 (1999-10-01), Lowell et al.
patent: 5977788 (1999-11-01), Lagowski
patent: 5994911 (1999-11-01), Ozaita-Mintegui et al.
patent: 6011404 (2000-01-01), Ma et al.
patent: 6034535 (2000-03-01), Liberman et al.
patent: 6037797 (2000-03-01), Lagowski et al.
patent: 6060709 (2000-05-01), Verkuil et al.
patent: 6069017 (2000-05-01), Kamieniecki et al.
patent: 6097205 (2000-08-01), Liberman et al.
patent: 6114865 (2000-09-01), Lagowski et al.
patent: 6163163 (2000-12-01), Kohn et al.
patent: 6166354 (2000-12-01), Hause et al.
patent: 6315574 (2001-11-01), Kamieniecki et al.
patent: 6326220 (2001-12-01), Chen et al.
patent: 6388455 (2002-05-01), Kamieniecki et al.
patent: 6512384 (2003-01-01), Lagowski et al.
patent: 6538462 (2003-03-01), Lagowski et al.
patent: 6569691 (2003-05-01), Jastrzebski et al.
patent: 6597193 (2003-07-01), Lagowski et al.
patent: WO 01/86698 (2001-11-01), None
“Extended Abstracts”, Fall Meeting, Oct. 9-14, 1983, vol. 83-2.
“Frequency Dependence of Photo-EMF of Strongly Inverted Ge and Si MIS Structures-II. Experiments”, by R.S. Nakhmanson, et al., Solid-State Electronics, 1975, vol. 18, pp. 627-634.
“Frequency Dependence of Photo-EMF of Strongly Inverted Ge and Si MIS Structures-I. Theory”, by R.S. Nakhmanson, et al., Solid-State Electronics, 1975, vol. 18, pp 617-626.
“Ac Surface Photovoltages in Strongly-Inverted Oxidized p-Type Silicone Wafers”, by C. Munakata, et al,. Japanese Journal of Applied Physics, Nov., 1984, vol. 23, No. 11, pp. 1451-1461.
“Analysis of ac Surface Photovoltages in a Depleted Oxidized p-Type Silicon Wafer”, by C. Munakata, et al., Japanese Journal of Applied Physics, Jun., 1986, vol. 25, No. 6, pp. 807-812.
“Non-Destructive Method of Observing Inhomogeneities in p-n Junctions with a Chopped Photon Beam”, by C. Munakata, et al,. Japanese Journal of Applied Physics, Feb., 1981, vol. 20, No. 2, pp. L137-L140.
“Determination of Surface Charge and Interface Trap Densities in Naturally Oxidized n-type Si wafers Using ac Surface Photovoltages” by H. Shimizu, et al., Japanese journal of Applied Physics, Feb. 1987, vol. 26, pp. 226-230.
“Analysis and Control of Electrically Active Contaminants by Surface Charge Analysis” by E. Kamieniecki, et al., Handbook of Semiconductor Wafer Cleaning Technology (date unknown).
“Non-Contact Mapping of Heavy Metal Contamination for Silicon ic Fabrication”, by J. Lagowski, et al,. Semicond. Sci. Technology, 1992 (month unknown).
“Determination of Surface Space Charge Capacitance Using a Light Probe”, by E. Kamieniecki, J. Vac. Sci. Technology, Mar. 1982.
“A New Method for In-Line, Real-Time Monitoring of Wafer Cleaning Operations”, by E. Kamieniecki, et al., Presented During the Symposium on Ultra Cleaning Processing of Silicon Surfaces, Sep. 9-21, 1994.
“Surface Photovoltage Measured Capacitance: Application to Semiconductor/Electrolyte System” by E. Kamieniecki, J. Appl. Phys., Nov. 1983.
AN-1 Application Note—Surface Charge Profiler, “Performance Demonstration”, QC Solutions, Inc., Jul. 1994.
An-2 Application Note—Surface Charge Profiler, “In Wafer Cleaning Monitoring”, QC Solutions, Inc., Sep. 1994.
AN-3 Application Note—Surface Charge Profiler, “Monitoring of Wafer Cleansing Using the Surface Charge Profiler on the Back Surfaces of the Wafer”, Nov. 1994.
“Surface Charge Profiler” brochure mailed out by QC Solutions, Inc., in Jan. 1995.
“Surface Charge Analysis: A New Method to . . . Oxide System”, by E. Kamieniecki, Semiconductor Cleaning Technology / 1989 Electronics and Dielectrics and Insulation Divisions (month unavailable).

Affiliated with

Also associated with

Rating

Real-time in-line testing of semiconductor wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Real-time in-line testing of semiconductor wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real-time in-line testing of semiconductor wafers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3493241