Real time, hostile environment, memory tester interface

Details Real time, hostile environment, memory tester interface Real time, hostile environment, memory tester interface

1989-10-16

1991-01-15

Eisenzopf, Reinhard J.

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

324 731, 307475, 371 211, G01R 1900, G01R 100, H03K 1760

Patent

active

049856740

ABSTRACT:
An interface between a memory tester and a memory includes, in order, an inverter and digital line driver, a short section of coaxial cable, an impedance matching resistor, a level shifter (which may be omitted if the tester and the memory operate at a common voltage), an analog line driver, a long section of coaxial cable, and a final impedance matching resistor. Very high frequency memory interrogation is supported.

REFERENCES:
patent: 3585399 (1971-06-01), Andrews, Jr.
patent: 3602741 (1971-08-01), Ressler et al.
patent: 3953748 (1976-04-01), Sugiura et al.
patent: 4291404 (1981-09-01), Steiner
patent: 4570262 (1986-02-01), Barbknecht et al.
patent: 4908576 (1990-03-01), Jackson
patent: 4928062 (1990-05-01), Miles et al.

Affiliated with

Also associated with

Rating

Real time, hostile environment, memory tester interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Real time, hostile environment, memory tester interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real time, hostile environment, memory tester interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-57006