Boots – shoes – and leggings
Patent
1981-09-30
1984-09-04
Thomas, James D.
Boots, shoes, and leggings
G06F 1516
Patent
active
044701098
ABSTRACT:
A digital data processor comprises a high speed processor (50) having input ports (52) and output ports (54), a memory (56), and a slow speed support processor (58), the memory being accessible to both the high speed and slow speed processors. The high speed processor can effect processing in dependence upon parameters written into the memory by the slow speed processor and which may have been derived by analyzing data supplied to the slow speed processor from the high speed processor via the memory.
REFERENCES:
patent: 4107773 (1978-08-01), Gilbreath et al.
patent: 4110823 (1978-08-01), Cronshaw et al.
patent: 4153942 (1979-05-01), Gregory
patent: 4212057 (1980-07-01), Devlin et al.
patent: 4257095 (1981-03-01), Nadir
British Broadcasting Corporation
O'Connell Robert F.
Thomas James D.
Williams Jr. Archie E.
LandOfFree
Real-time data sampling with memory sharing by high speed I/O pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Real-time data sampling with memory sharing by high speed I/O pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real-time data sampling with memory sharing by high speed I/O pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1895516