Electrical computers and digital processing systems: multicomput – Miscellaneous
Patent
1996-12-03
1999-11-16
Asta, Frank J.
Electrical computers and digital processing systems: multicomput
Miscellaneous
709201, 709202, 709214, 709213, 709215, 709216, 709228, 711114, 711141, 711142, 711143, 711147, 711149, 711162, 711165, G06F 1300, G06F 1330
Patent
active
059874961
ABSTRACT:
A computer network guarantees timeliness to distributed real-time applicans by allowing an application to specify its timeliness requirements and by ensuring that a data source can meet the specified requirements. A reflective memory area is established by either a data source or an application. A data source maps onto this reflective memory area and writes data into it. In order to receive data from this data source, an application requests attachment to the reflective memory area to which the data source is mapped and specifies timeliness requirements. The application may specify that it needs data either periodically or upon occurrence of some condition. The application allocates buffers at its local node to receive data. The data source then establishes a data push agent thread at its local node, and a virtual channel over the computer network between the data push agent thread and the application attached to its reflective memory area. The data push agent thread transmits data to the application over the virtual channel according to the timeliness requirements specified by the application. Such a channel-based reflective memory system simplifies data sharing and communication by utilizing the typically unidirectional pattern of data sharing and communication. For example, plant data typically is sent from a plant controller to an operator station, and control data typically is sent from an operator station to a plant controller. Additionally, a single writer, multiple reader model of communication is typically sufficient. That is, all of the data does not need to be transmitted to all of the nodes in a computer network all of the time. Thus, flexibility, switchability and scalability are provided by using channels between reader and writer groups. Scalability is provided by using channels to control data reflection and to represent the unidirectional access pattern. By using an asynchronous transfer mode network, flexibility in channel establishment and cost reduction may be achieved.
REFERENCES:
patent: 5155807 (1992-10-01), Blevins et al.
patent: 5408613 (1995-04-01), Okabayashi
patent: 5579503 (1996-11-01), Osborne
patent: 5613067 (1997-03-01), Brady et al.
patent: 5613162 (1997-03-01), Kabenjian
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5649102 (1997-07-01), Yamauchi et al.
patent: 5659777 (1997-08-01), Iwasaki et al.
patent: 5682553 (1997-10-01), Osborne
patent: 5684956 (1997-11-01), Billings
patent: 5740468 (1998-04-01), Hirose
patent: 5740549 (1998-04-01), Reilly et al.
patent: 5819083 (1993-09-01), Chen et al.
patent: 5838994 (1996-01-01), Valizadeh
Mizunuma Ichiro
Shen Chia
Asta Frank J.
Brinkman Dirk
Mitsubishi Electric Information Technology Center America Inc.
Vaughn, Jr. William C.
LandOfFree
Real-time channel-based reflective memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Real-time channel-based reflective memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real-time channel-based reflective memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1337787