Real time cache implemented by on-chip memory having standard an

Details Real time cache implemented by on-chip memory having standard an Real time cache implemented by on-chip memory having standard an

1995-01-17

1996-12-17

Gossage, Glenn

395452, 395462, 395483, 395834, 395842, 395465, G06F 1300

Patent

active

055862934

ABSTRACT:
An integrated circuit chip includes a processor (4) and a memory (10) coupled by data and address buses (PAB, PDB). The memory is switchable between a first, standard, mode of operation in which a memory controller (14) is operative and a second, cache, mode of operation in which a cache controller (12) is operative by a switch (16, 22, 40). A memory area includes a valid bits array (VBA), a bit of which is set when a valid word is stored in a respective memory address of the memory in standard mode. If a valid bit exists corresponding to an address on the address bus, then information loaded into the memory in standard mode can be used by the processor in cache mode. The operating mode of the memory is switched using an operating mode register having a cache enable section, and a cache enable control line coupled to the memory. A reset arrangement is provided for resetting the valid bits array to flush the cache in a single operation. In one preferred embodiment, the cache is an instruction cache and the integrated circuit chip is a digital signal processor (DSP).

REFERENCES:
patent: 3979726 (1976-09-01), Lange et al.
patent: 4195341 (1980-03-01), Joyce et al.
patent: 4513367 (1985-04-01), Chan et al.
patent: 4580240 (1986-04-01), Watanabe
patent: 4602368 (1986-07-01), Circello et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4788656 (1988-11-01), Sternberger
patent: 4977498 (1990-12-01), Rastegar
patent: 5025366 (1991-06-01), Baror
patent: 5155833 (1992-10-01), Cullison et al.
patent: 5159676 (1992-10-01), Wicklund et al.
patent: 5210849 (1993-05-01), Takahashi et al.
patent: 5226144 (1993-07-01), Moriwaki et al.
patent: 5228136 (1993-07-01), Shimizu et al.
patent: 5297270 (1994-03-01), Olson
patent: 5363496 (1994-11-01), Kato et al.

Affiliated with

Also associated with

Rating

Real time cache implemented by on-chip memory having standard an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Real time cache implemented by on-chip memory having standard an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real time cache implemented by on-chip memory having standard an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1999948