Real time architecture for computer system

Details Real time architecture for computer system Real time architecture for computer system

1997-01-07

1999-10-05

Banankhah, Majid A.

Electrical computers and digital processing systems: multicomput

Computer-to-computer data routing

Least weight routing

710260, 710261, 710262, 710266, G06F 900

Patent

active

059615850

ABSTRACT:
A method and apparatus for operating a computer system at the interrupt level. Rather than having a primary task list that is interrupted to service interrupts, all tasks derive from interrupts. To this end, interrupt-time data structures and representations are precomputed and represented. The taxonomy of real time data types is organized. It is preferable to include isochronous media, together with supporting algorithms and heuristics.

REFERENCES:
patent: 3984820 (1976-10-01), Stanley et al.
patent: 5247675 (1993-09-01), Farrell et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5410710 (1995-04-01), Sarangdhar et al.
patent: 5495615 (1996-02-01), Nizar et al.
patent: 5515538 (1996-05-01), Kleiman
patent: 5555420 (1996-09-01), Sarangdhar et al.

Affiliated with

Also associated with

Rating

Real time architecture for computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Real time architecture for computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Real time architecture for computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1164980