Boots – shoes – and leggings
Patent
1986-01-03
1987-10-27
Zache, Raulfe B.
Boots, shoes, and leggings
364133, 371 9, G06F 1516, G06F 1100, G05B 1508, G05B 1918
Patent
active
047034211
ABSTRACT:
A synchronizing circuit synchronizes the asynchronous ready signals for two separate microprocessor subsystems that are running synchronously as part of a fault tolerant computer system. Duplicated synchronization circuits, confined in a master-slave arrangement, are utilized with the duplicate microprocessors. Storage and gating circuitry are used to provide the precise timing signals required for such synchronization.
REFERENCES:
patent: 3602900 (1971-08-01), Pain et al.
patent: 3810119 (1974-05-01), Zieve et al.
patent: 3898621 (1975-09-01), Zelinski et al.
patent: 3909795 (1975-09-01), Chang et al.
patent: 4196470 (1980-04-01), Berg
patent: 4197580 (1980-04-01), Chang et al.
Abrant Robert J.
Martys Michael D.
Tarleton George K.
Black Robert J.
GTE Communication Systems Corporation
Hendricks Gregory G.
Niessen William G.
Zache Raulfe B.
LandOfFree
Ready line synchronization circuit for use in a duplicated compu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ready line synchronization circuit for use in a duplicated compu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ready line synchronization circuit for use in a duplicated compu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1275715