Read/write circuit for minimizing recovery time

Details Read/write circuit for minimizing recovery time Read/write circuit for minimizing recovery time

1994-03-07

1995-08-29

Hajec, Donald T.

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Head amplifier circuit

360 64, G11B 509

Patent

active

054466016

ABSTRACT:
To provide a R/W circuit in which the output of an AGC is not shifted even if the output of a R/W amplifier irregularly varies during a transition time so that the detector output is not delayed. Means are provided for setting the output of a R/W amplifier 12 to a high impedance state for a predetermined time after the operation of a magnetic recording apparatus is switched from writing to reading, which comprise switches 20 and 22 connected to the outputs of the R/W amplifier 12 and an output control circuit 24 for controlling opening and closing of the switches. The output control circuit 24 opens the switches 20 and 22 for a predetermined time after switching to reading so that the irregular output of the amplifier 12 does not influence succeeding circuits.

REFERENCES:
patent: 4805047 (1989-02-01), Nasu et al.
patent: 4821127 (1989-04-01), Soga et al.
patent: 4868691 (1989-09-01), Kawasaki
patent: 4882639 (1983-11-01), Nasu et al.
patent: 4956729 (1990-09-01), Yatsugi et al.
patent: 5168395 (1992-12-01), Klaassen et al.

Affiliated with

Also associated with

Rating

Read/write circuit for minimizing recovery time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read/write circuit for minimizing recovery time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read/write circuit for minimizing recovery time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1824147