Read/write channel write precompensation system and method using

Details Read/write channel write precompensation system and method using Read/write channel write precompensation system and method using

1997-07-30

1999-11-16

Kim, W. Chris

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Pulse crowding correction

360 51, G11B 509

Patent

active

059868309

ABSTRACT:
An improved write precompensation circuit for a read/write channel circuit and system is provided. Multiple data input signals are provided, each being clocked by a different clock. The data input signals are then multiplexed. Two, three or more data clock delays may be utilized to provide two, three or more data delays to achieve the write precompensation. Only one edge of a signal need pass through a multiplexer before the multiplexer may change state. The amount of delay may be user programmable.

REFERENCES:
patent: 4063308 (1977-12-01), Collins et al.
patent: 4408349 (1983-10-01), Yukawa
patent: 4864437 (1989-09-01), Couse et al.
patent: 4979055 (1990-12-01), Squires et al.
patent: 5170299 (1992-12-01), Moon
patent: 5255136 (1993-10-01), Machado et al.
patent: 5297184 (1994-03-01), Behrens et al.
patent: 5321559 (1994-06-01), Nguyen et al.
patent: 5335365 (1994-08-01), Ballantyne et al.
patent: 5345342 (1994-09-01), Abbott et al.
patent: 5384671 (1995-01-01), Fisher
patent: 5422760 (1995-06-01), Abbott et al.
patent: 5424881 (1995-06-01), Behrens et al.
patent: 5459679 (1995-10-01), Ziperovich
patent: 5572558 (1996-11-01), Beherns
patent: 5576904 (1996-11-01), Behrens
patent: 5638230 (1997-06-01), Kadlec
patent: 5642243 (1997-06-01), Bliss
patent: 5726990 (1998-03-01), Shimada et al.
Cideciyan et al., "A PRML System for Digital Magnetic Recording," IEEE J. on Sel. Com., Jan. 10, 1992.
Coker et al., "Implementation of PRML in a Rigid Drive," IBM Storage Systems Products Division, Manuscript received Jul. 7, 1991.
Fields et al., "SA 19.1:A 200 Mb/s CMOS EPRML Channel with Integrated Servo Demodulator for Magnetic Hard Disks," IEEE Int'l Solid-State Circuits Conf, Feb. 8, 1997.
Goodenough, "DSP Technique Nearly Doubles Disk Capacity," Electronic Design, 53-57, Feb. 4, 1993.
Reed et al., "Performance of A d=0 Demod/Remod Detector With Partial Erasure Matching," Cirrus Logic, Manuscript received Feb. 4, 1997.
Spalding et al., "SA 19.5: A 200Msample/s 6b Flash ADC in 0.6 .mu.m CMOS," IEEE International Solid-State Circuits Conference, Feb. 10, 1996.
Spurbeck et al., "Interpolated Timing Recovery for Hard Disk Drive Read Channels," IEEE, Aug. 1997.
Tuttle et al., "TP 4.2: A 130Mb/s PRML Read/Write Channel with Digital-Servo Detection," IEEE International Solid-State Circuits Conference, Feb. 8, 1996.
Vanderkooy et al., "Resolution Below the Least Significant Bit in Digital Systems with Dither," J. Audio Eng. Soc., 32(3), Mar. 1984.
Welland et al., "FA 17.1: A Digital Read/Write Channel with EEPR4 Detection," International Solid-State Circuits Conference, Feb. 18, 1994.
Welland et al., "Implementation of a Digital Read/Write Channel with EEPR4 Detection," IEEE Transactions, Magnetics; 31(2), Mar. 1995.
Welland et al., "Implementation of a Digital Read/Write Channel with EEPR4 Detection,"--Outline; Crystal Semiconductor Corporation and Cirrus Logic; TMRC '94 Session:F2.
Yamasaki et al., SA 19.2: A 1,7 Code EEPR4 Read Channel IC with an Analog Noise Whitened Detector, IEEE International Solid-State Circuits Conference, Feb. 8, 1997.

Affiliated with

Also associated with

Rating

Read/write channel write precompensation system and method using does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read/write channel write precompensation system and method using, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read/write channel write precompensation system and method using will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1331830