Static information storage and retrieval – Read only systems – Semiconductive
Patent
1991-08-13
1994-02-22
LaRoche, Eugene R.
Static information storage and retrieval
Read only systems
Semiconductive
365181, 365 94, 36518911, G11C 1700
Patent
active
052894061
ABSTRACT:
A read only memory includes a memory cell provided at an intersection between a word line and a bit line, and a plurality of reference potential transmission lines each receiving a reference potential determined in accordance with an externally applied potential designating signal. The memory cell includes a transistor element having a gate coupled to a word line, a drain coupled to a bit line and a source which is coupled to one of the reference potential transmission lines or is held in an open state. Stored data in the memory cell is changed by switching the potentials of the reference potential transmission lines. This enables storing of different data bits in one memory cell.
REFERENCES:
patent: 4165538 (1979-08-01), Kitamura
patent: 4203159 (1980-05-01), Wanlass
patent: 4327424 (1982-04-01), Wu
patent: 4773047 (1988-09-01), Uchino et al.
patent: 4831593 (1989-05-01), Kubota et al.
"Asynchronous circuits accelerate access to 256-K read-only memory", F. A. Scherpenberg et al., Electronics/Jun. 2, 1982, pp. 141-145.
Principles of CMOS VLSI Design, A Systems Perspective, Weste et al., pp. 354-355 "Nikkei Electronics", No. 492, Feb. 4, 1990, pp. 171-177.
Ishihara Kazuya
Matsumura Tetsuya
Segawa Hiroshi
Uramoto Shin-ichi
Yoshimoto Masahiko
LaRoche Eugene R.
Le Vu
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Read only memory for storing multi-data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Read only memory for storing multi-data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read only memory for storing multi-data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-177036