Static information storage and retrieval – Read only systems – Semiconductive
Patent
1989-08-25
1991-05-21
Fears, Terrell W.
Static information storage and retrieval
Read only systems
Semiconductive
365222, G11C 1300
Patent
active
050181033
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
The invention is directed to a read-only memory for a gate array arrangement upon employment of basic cells that contain at least one n-channel and p-channel transistor.
Gate array arrangements are known (for example, Hitachi review, Vol. 33, 1984, No. 5, Pages 261-26). In such gate array arrangements, cell regions or cells are provided in a defined arrangement on a chip, basic cells being realized thereon. The basic cells are composed of n-channel and p-channel transistors that are arranged in the cell regions. The basic cell can be specified for the realization of a basic function by connecting the n-channel transistors and p-channel transistors per basic cell and, for example, it can be lent a logical function or a memory function.
The individual basic cells in the gate array arrangement must be connected to one another for setting functions. This then occurs via wiring channels that are conducted past between the lines of basic cells or over lines of basic cells.
The realization of memories having differing capacity was previously achieved in various ways. Bistable circuits were employed for storing structures having low capacity. These are composed of a plurality of gates and therefore require comparatively many basic cells of a gate array for storing an information unit. High-capacity memories were realized in that a memory having block-defined capacity designed as a general cell was integrated in the region of the chip. This led thereto that the capacity of a memory can be selected only in steps of the memory capacity of this general cell (also referred to as macrocell). Finally, the space requirement for such memories was relatively high since wiring channels had to be arranged between the lines of basic cells.
Read-only memories upon employment of MOS transistors are known (for example, H. Weiss, K. Horninger, Integrierte MOS-Schaltungen, Halbelektronik 14, Springer-Verlag 1982, Pages 232,233). For storing an information unit of the one type, for example "1", a MOS transistor has its controlled path arranged between a supply potential and a bit line and has its gate electrode connected to a word line. For storing an information unit of the other type, for example, "0", no MOS transistor is arranged at the intersections between bit line and word line. It does not derive from the reference, however, how a read-only memory of this principle can be realized in gate array arrangements upon employment of given basic cells.
SUMMARY OF THE INVENTION
The object underlying the invention is comprised in specifying a read-only memory for gate array arrangements whose capacity can be adapted to the respective need and thereby employs basic cells that are likewise employable for the realization of logic functions or for the realization of other basic functions.
In a read-only memory of the species initially recited, this object is achieved by the features of the characterizing part of patent claim 1.
A basic cell composed of at least six transistors, namely three n-channel transistors and three p-channel transistors, is employed. Four bit lines and two word lines can then be conducted over a basic cell and four bits can be stored upon employment of respectively two n-channel transistors and two p-channel transistors. The programming ensues by contacting the drain electrodes of the transistors with a bit line, the gate electrodes with a word line and the source electrodes with a supply potential. This arrangement guarantees that none of the storage transistors must be operated in source follower mode.
In another embodiment, two transistors are utilized per bit to be stored, namely, a respective p-channel and a respective n-channel transistor. Two bits can then be stored per basic cell.
The basic cell is preferably realized such that three p-channel transistors are arranged in a first region and three n-channel transistors are arranged in a second region lying adjacent to the first region. The gate electrodes thereby proceed parallel to one another and the controlled paths of the p
REFERENCES:
"A 240K Transistr CMOS Array with Flexible Allocation of Memory & Channels" Hiromas Takahashi, et al, IEEE Journal of Solid State Circuits, SC-20 (1985) Oct. No. 5, New York U.S.A. pp. 1012-1017.
"Integrierte MOS-Schaltungen", K. Horninger, H. Weiss, Halbelektronik 14, springer-Verlag 1982, pp. 227-236, referring only to pp. 232-233.
Geiger Martin
Pomper Michael
Fears Terrell W.
Siemens Aktiengesellschaft
LandOfFree
Read-only memory for a gate array arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Read-only memory for a gate array arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read-only memory for a gate array arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-244039