Read-only memory device

Details Read-only memory device Read-only memory device

1994-07-13

1995-03-28

James, Andrew J.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Charge transfer device

257248, 257216, H01L 2710, H01L 2715

Patent

active

054019907

ABSTRACT:
A read-only memory device includes a number of MIS transistors forming memory cells arranged in a matrix configuration to provide a NOR type memory device with high current driving capability for the memory cells. Bit lines and column lines are arrayed alternately in common in each cell column so as to be used in common by adjacent memory cells in the word line extending direction. The bit lines for reading out signals from the memory cells function as the sources or drains of the HIS transistors of the memory cells, whereas the column lines for supplying the constant voltage to the memory cells function as the drains or sources of the MIS transistors of the memory cells. For column selection, there is provided a first selection switch for selecting a group consisting of a plurality of bit lines and a plurality of column lines. A second selection switch and a third selection switch are provided for selecting the bit line and the column line of the group, respectively. Since the bit lines and the column lines may be used fixedly, the second and the third selection switches may be arranged with a layout allowance and, if these second and third selection switches are formed by MIS transistors similar to those of the memory cells, the direction in common with the memory cells may be the channel direction to contribute to improved circuit integration. The MIS transistor constituting the memory cell may be of such a construction in which the source and drain regions may be provided below the thick insulating film formed on the substrate surface, such as field oxide film. This results in more effective utilization of the area on the substrate to realize a higher degree of integration. The self-alignment process promotes the circuit integration more effectively.

REFERENCES:
patent: 4151020 (1979-04-01), McElroy
patent: 4262297 (1981-04-01), Partridge
patent: 4264930 (1981-04-01), White
patent: 4385432 (1983-05-01), Kuo et al.
patent: 4612580 (1986-09-01), Weimer
patent: 4935791 (1990-06-01), Namaki et al.
patent: 4943841 (1990-07-01), Yahara
patent: 5005060 (1991-04-01), Mazzali
patent: 5051809 (1991-09-01), Kiyohara
"Self-Aligned, Ion-Implanted Read-Only Memory", IBM Technical Disclosure Bulletin, vol. 23, No. 6, 11/80, pp. 2245-2246.

Affiliated with

Also associated with

Rating

Read-only memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read-only memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read-only memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2252623