Read only memory circuit

Details Read only memory circuit Read only memory circuit

1984-01-03

1986-07-08

Popek, Joseph A.

Static information storage and retrieval

Read only systems

Semiconductive

365184, G11C 1700

Patent

active

045997047

ABSTRACT:
A non-volatile integrated circuit memory is provided having an array of memory elements selectively programmable to store complimentary binary data, each one of such memory elements being formed in a different region of the integrated circuit and having an address terminal, an output terminal, a ground terminal, and a power supply terminal. Those memory cells programmed into a first logical state are provided with transistor action between the output terminal and the power supply terminal and are inhibited from having transistor action between the output terminal and the ground terminal. Conversely, those memory cells programmed to store the complementary logic state are inhibited from having transistor action between the output terminal and the power supply terminal and are provided with transistor action between the ground terminal and the output terminal. In either programmed state, the transistor action is controlled by signals fed to the address terminal of the cells. With such arrangement, since transistor action is prevented between the power supply terminal and the ground terminal of each cell, an electrical open-circuit is always present to the power supply with the result that a precharge cycle is not required during memory addressing to reduce power. The elimination of such pre-charge cycle thereby eliminates the time delays inherent with the precharge cycle circuitry to thereby increase the operating speed of the memory and, further, the elimination of the circuitry increases the storage capacity of the ROM by making more chip area available for memory cells.

REFERENCES:
patent: 4207585 (1980-06-01), Rao
patent: 4327424 (1982-04-01), Wu
D. R. Wilson et al., "A 100ns 150mW 64Kbit ROM", 1978 IEEE International Solid-State Circuits Conference, Feb. 16, 1978, pp. 152-153, and 273.
1980 IEEE International Solid-State Circuits Conference; pp. 146-147, 270.
"A 256Kbit ROM with Serial ROM Cell Structure"; Roger Cuppens and L. H. M. Sevat; IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, Jun. 1983, pp. 340-344.

Affiliated with

Also associated with

Rating

Read only memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read only memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read only memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1455353