Read only memory

Details Read only memory Read only memory

1998-03-27

1999-08-24

Phan, Trong

Static information storage and retrieval

Read only systems

365164, 365174, 438619, G11C 1700, G11C 1150, G11C 1134

Patent

active

059432551

ABSTRACT:
The read only memory has a plurality of conductor track planes one above the other. The conductor tracks in adjacent planes are oriented such that they intersect in intersecting regions. In these intersecting regions, either a VIA tunnel contact is provided, which represents a logic "1" or no VIA tunnel contact is provided, so that this intersecting region represents a logic "0". In this way, over the same surface area, a plurality of memory cells can be produced one above the other. The read only memory is produced with a defined sequence of process steps and it is operated by selectively applying predetermined voltages across the various conductor tracks.

REFERENCES:
patent: 4233671 (1980-11-01), Gerzberg et al.
patent: 4561173 (1985-12-01), Te Velde
patent: 5774414 (1998-06-01), Melzner et al.
IBM Technical Disclosure Bulletin, vol. 27, No. 7A, Dec. 1984, pp. 3874-3875.

Affiliated with

Also associated with

Rating

Read only memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read only memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read only memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-473132