Dynamic magnetic information storage or retrieval – General processing of a digital signal – Head amplifier circuit
Patent
1986-08-07
1989-07-18
Canney, Vincent P.
Dynamic magnetic information storage or retrieval
General processing of a digital signal
Head amplifier circuit
360 67, G11B 509, G11B 5102
Patent
active
048498343
ABSTRACT:
A read channel circuit includes a high frequency filter and a pair of differentiators, one of which is a high resolution differentiator and the other of which is a low resolution differentiator intentionally adjusted to perform its differentiation function imperfectly. Comparators serve as zero crossing detectors for the high and low resoltuion signals. The comparator for the low resoltuion path provides the data input to a flip-flop. The comparator for the high resolution path has its output processed by an exclusive OR gate and a delay circuit before being applied to the clock input of the flip-flop. The high-resolution and low-resolution paths are combined in the flip-flop, whose digital output faithfully reproduces the binary information received by the read head by deriving timing from the high-resoltuion path and by effectively discriminating against artifacts in the read head's signal which would result in spurious transitions in the read channel's output were it not for the imperfect differentiation provided in the low-resolution path.
REFERENCES:
patent: 4495529 (1985-01-01), Gustatson
patent: 4517610 (1985-05-01), Minuhin
LandOfFree
Read channel architecture for processing read head signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Read channel architecture for processing read head signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read channel architecture for processing read head signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-176201