Induced nuclear reactions: processes – systems – and elements – Nuclear transmutation – By neutron bombardment
Reexamination Certificate
2007-12-11
2007-12-11
Le, Thong Q. (Department: 2827)
Induced nuclear reactions: processes, systems, and elements
Nuclear transmutation
By neutron bombardment
C365S163000
Reexamination Certificate
active
10633872
ABSTRACT:
A read bias scheme may be used for phase change memories including a chalcogenide access device and a chalcogenide memory element. Through an appropriate read bias scheme, desirable read margin can be achieved. This may result in better yield, higher reliability, and ultimately lower costs in some cases.
REFERENCES:
patent: 4199692 (1980-04-01), Neale
patent: 4228524 (1980-10-01), Neale et al.
patent: 4599705 (1986-07-01), Holmberg et al.
patent: 5536947 (1996-07-01), Klersy et al.
patent: 6084649 (2000-07-01), Amano et al.
patent: 6141241 (2000-10-01), Ovshinsky et al.
patent: 6426891 (2002-07-01), Katori
patent: 6791867 (2004-09-01), Tran
patent: 6795338 (2004-09-01), Parkinson et al.
patent: 6831856 (2004-12-01), Pashmakov
patent: 6867425 (2005-03-01), Wicker
patent: 6914801 (2005-07-01), Kostylev et al.
patent: 2004/0113137 (2004-06-01), Lowrey
patent: 1 489 623 (2004-12-01), None
patent: WO 00/57498 (2000-09-01), None
patent: WO 2004/055828 (2004-07-01), None
patent: WO 2004/055899 (2004-07-01), None
patent: WO 2005/017904 (2005-02-01), None
Yi-Chou Chen et al.,An Access-Transistor-Free(0T/1R)Non-Volatile Resistance Random Access Memory(RRAM)Using A Novel Threshold Switching, Self-Rectifying Chalcogenide Device, Intl. Electron Devices Mtg. 2003, IEDM, Technical Digest, Washington, DC Dec. 8-10, 2003, New York, NY: IEEE, pp. 905-908.
Agostino Pirovano et al.,Low-Field Amorphous State Resistance And Threshold Voltage Drift In Chalcogenide Materials, IEEE Transactions On Electron Devices, IEEE Inc., New York, NY, vol. 51, No. 5, May 2004, pp. 714-719.
F. Pellizzer et al.,Novel μ Trench Phase-Change Memory Cell For Embedded And Stand-Alone Non-Volatile Memory Applications, VLSI Technology, 2004, Digest of Technical Papers 2004 Symposium, Honolulu, HI, Jun. 15-17, 2004, Piscataway, NJ, IEEE, Jun. 15, 2004, pp. 18-19.
Lowrey Tyler A.
Parkinson Ward D.
Le Thong Q.
Trop Pruner & Hu P.C.
LandOfFree
Read bias scheme for phase change memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Read bias scheme for phase change memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read bias scheme for phase change memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3863959