Boots – shoes – and leggings
Patent
1986-06-16
1988-07-12
Williams, Jr., Archie E.
Boots, shoes, and leggings
371 47, 371 31, 364571, G06F 1100, G06F 1130
Patent
active
047574429
ABSTRACT:
A multi-processing device includes three or more processing systems, each having a processor and a corresponding main memory connected to each other by means of an individual memory bus. The multi-processing device also includes a common memory bus connectable to all the processors and all the main memories of the respective systems, an asynchronism detection circuit connected to the respective processors to produce an asynchronism detection signal indicating which system or systems are in asynchronous state, and a device control circuit responsive to the asynchronism detection signal to send a common memory bus select signal to the main memory of each failed system to change its bus connection from the individual memory bus to the common memory bus. The device control circuit also generates a master designation signal for allowing an arbitrary processor of the normal non-faulty systems to be designated as a master processor, and a copy request signal to the respective processors. The copy request signal causes the master processor to copy the content of the main memory of the normal system to the main memory of each failed system. When the synchronization between the respective systems is established, the device control circuit outputs a restart request signal to the respective processors, thus initiating the execution from a fixed, stored address in a control memory of each processor to enable synchronous starting of all of the processor. The multi-processing device further includes a communication control circuit connected to the common memory bus, thus permitting parallel loading of an initial program to the main memories of the respective systems for achieving recovery in the case where all the systems are asynchronous with each other.
REFERENCES:
patent: 3602900 (1971-08-01), Delagigue et al.
patent: 3866184 (1975-02-01), Bohrke et al.
patent: 3911402 (1975-10-01), McLean et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4321666 (1982-03-01), Tasar et al.
patent: 4330826 (1982-05-01), Whiteside et al.
patent: 4385351 (1983-05-01), Matsuura et al.
patent: 4589066 (1986-05-01), Lam et al.
patent: 4654480 (1987-03-01), Weiss
NEC Corporation
Phung Danh Thanh
Williams Jr. Archie E.
LandOfFree
Re-synchronization system using common memory bus to transfer re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Re-synchronization system using common memory bus to transfer re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Re-synchronization system using common memory bus to transfer re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-668323