Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2002-03-29
2009-08-18
Wachsman, Hal D (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C702S117000, C702S118000, C702S120000, C714S742000
Reexamination Certificate
active
07577540
ABSTRACT:
A test system for a circuit board , wherein the circuit board has a plurality of cores such that at least one of the plurality of cores is adapted to use a test protocol independent of a communication fabric used in the circuit board. A system-on-chip (SOC) with an embedded test protocol architecture, the SOC comprising at least one embedded core, a communication fabric that connects at least one embedded core, at least one test server; and at least one test client connected to said at least one embedded core and connected to the communication fabric.
REFERENCES:
patent: 6456961 (2002-09-01), Patil et al.
patent: 6523136 (2003-02-01), Higashida
patent: 6539522 (2003-03-01), Devins et al.
patent: 6560734 (2003-05-01), Whetsel
patent: 6631504 (2003-10-01), Dervisoglu et al.
patent: 6643810 (2003-11-01), Whetsel
patent: 6678645 (2004-01-01), Rajsuman et al.
patent: 6686759 (2004-02-01), Swamy
patent: 6751723 (2004-06-01), Kundu et al.
patent: 6775799 (2004-08-01), Giorgetta et al.
patent: 6876941 (2005-04-01), Nightingale
patent: 6901457 (2005-05-01), Toombs et al.
patent: 6948105 (2005-09-01), Rajsuman
patent: 2001/0037480 (2001-11-01), Whetsel
patent: 2002/0046324 (2002-04-01), Barroso et al.
patent: 2002/0070725 (2002-06-01), Hilliges
patent: 2003/0005380 (2003-01-01), Nguyen et al.
D.A.Patterson and J.L. Hennessy. Computer Organization & Design: The Hardware/Software Interface. Morgan Kaufmann, San Francisco, C. A., 1997, pp. 556-558.
Jing-Reng Huang et al., “A Self-Test Methodology for IP Cores in Bus Based Programmable SoC's”, 2001, IEEE, pp. 198-203.
L. Chen and S. Dey. Defuse: A Deterministic Functional Self-Test Methodology for Processors. In VLSITS, pp. 255-262, 2000.
V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. Reddy. Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits During Test Application. IEEE Trans. on Computer-Aided Design of Integrated Circuit and System, vol. 17(12), Dec. 1998.
J.-R. Huang, M. K. Iyer, and K.-T. Cheng. A Self-Test Methodology for IP Cores in Bus-Based Programmable SoCs. In VLSITS, pp. 198-203, 2001.
Sonics Inc. Open Core Protocol Specification 1.0. Sonics Inc, Jan. 2000.
Tensilica Inc. Xtensa Software Development Toolkit. Tensilica Inc., 2000.
H. C. Tsai, K.T. Cheng, and S. Bhawmik. On Improving Test Quality of Scan-Based BIST. IEEE Trans. on Computer-Aided Design of Integrated Circuit and System, vol. 19(8): 928-938, Aug. 2000.
Balakrishnan Kedarnath J.
Chakradhar Srimat T.
Wang Seongmoon
NEC Corporation
Sughrue & Mion, PLLC
Wachsman Hal D
LandOfFree
Re-configurable embedded core test protocol for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Re-configurable embedded core test protocol for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Re-configurable embedded core test protocol for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4136495