Re-configurable circuit and configuration switching method

Details Re-configurable circuit and configuration switching method Re-configurable circuit and configuration switching method

2005-10-06

2008-01-01

Tan, Vibol (Department: 2819)

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

C712S016000, C712S042000, C326S039000

Reexamination Certificate

active

07315933

ABSTRACT:
The present invention is a re-configurable circuit capable of reducing latency by selecting a route for skipping the FF of an operation unit and outputting data to a connection destination operation unit if an accumulated process time is below an operation cycle allocated to the operation unit.The operation unit comprises at least a selector, a flip-flop and an operator. In a program for generating configuration information for switching the configuration of the operation unit of the re-configurable circuit, the selector selects the use
on-use of the flip-flop, based on the configuration information and selector switching condition is reflected in the configuration information for determining whether to take a route for transferring data inputted to the selector to the operator or a route for transferring the data to the operator skipping the flip-flop.

REFERENCES:
patent: 5869979 (1999-02-01), Bocchino
patent: 6292926 (2001-09-01), Fukui et al.
patent: 6768337 (2004-07-01), Kohno et al.
patent: 2004/0267994 (2004-12-01), Mathewson et al.
patent: 2005/0134308 (2005-06-01), Okada et al.
patent: 2006/0101232 (2006-05-01), Takada et al.
patent: 2006/0109027 (2006-05-01), Veredas-Ramirez
patent: 2006/0184912 (2006-08-01), Takano
patent: 2006/0206696 (2006-09-01), Saito et al.
patent: 2007/0044065 (2007-02-01), Imafuku
patent: 0 798 633 (1997-10-01), None
patent: 2002-076883 (2002-03-01), None
John Hennessy et al, “Computer Architecture—A Quantitative Approach”, San Mateo, Morgan Kaufmann, US, 1990, pp. 250-273, XP002297069, p. 3, Paragraph 1.
Andreas Münzner et al, “Converting Combinational Circuits Into Pipelined Data Paths”, International Conference On Computer Aided Design, (ICCAD), Santa Clara, Nov. 11-14, 1991, Los Alamitos, IEEE, Comp, Soc, Press, vol. Conf. 9, Nov. 11, 1991, pp. 368-371, XP010023677, ISBN: 0-8186-2157-5.
Stefaan Note et al, “Combined Hardware Selection and Pipelining In High-Performance Data-Path Design”, IEEE Transactions On Computer Aided Design of Integrated Circuits and Systems, IEEE Service Center, Piscataway, NJ, vol. 11, No. 4, Apr. 1, 1992, pp. 413-423, XP000268824, ISSN: 0278-0070; p. 417, right-hand col.—p. 421, left-hand col.
Stephan Brown et al, “FPGA and CPLD Architectures: A Tutorial”, IEEE Design & Test of Computers, IEEE Service Center, New York, NY, vol. 13, No. 2, Jun. 1, 1996, pp. 42-57, XP000596695, ISSN: 0740-7474.
Carl Ebeling et al “Mapping Applications to the RaPiD Configurable Architecture”, Annual IEEE Symposium On Field-Programmable Custom Computing Machines, 1997, pp. 106-115, XP002132822 p. 106, right-hand col., last paragraph—p. 107, left-hand col., paragraph 2; figure 1 p. 109, left-hand col., paragraph 2; figure 4.
Hideharu Amano et al “A Dynamically Adaptive Hardware On Dynamically Reconfigurable Processor”, IEICE Transactions On Communications, Communications Society, Tokyo, JP, vol. E86-B, No. 12, Dec. 2003, pp. 3385-3391, XP001191542, ISSN: 0916-8516.
European Official Communication dated Aug. 2, 2007.

Affiliated with

Also associated with

Rating

Re-configurable circuit and configuration switching method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Re-configurable circuit and configuration switching method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Re-configurable circuit and configuration switching method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3962439