Electricity: electrical systems and devices – Safety and protection of systems and devices – Transient responsive
Reexamination Certificate
2000-06-30
2003-01-21
Huynh, Kim (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Transient responsive
C361S056000
Reexamination Certificate
active
06510033
ABSTRACT:
BACKGROUND
1. Field
This disclosure relates to timer circuits, and, more particularly, to resistivecapacitive (RC) timer circuits.
2. Background Information
Advancements in silicon processing technologies employed to manufacture integrated circuits (ICs) may include, for example, reduction in circuit element sizes. Such reduction in circuit element sizes is one way the performance of such ICs may be improved and may be referred to as “scaling.” Those of skill in the art would be aware that current silicon processing technologies have circuit element dimensions, such as transistor sizes, which are smaller than 200 nano-meters (nm). Such processes are typically referred to as “sub-micron” processes.
Such scaling, typically, has not had any significant adverse effects on the performance of most circuit designs, that is, circuit designs, historically, have typically required little modification to maintain functionality from one process generation to the next other than scaling such circuits in a corresponding manner with such process advancements. However, as further advancements are made in the area of sub-micron processes, the effects of such scaling, such as parasitics, for example, may become more pronounced. Parasitics, as they are typically referred to by those of skill in the art, in this context, may be defined as non-ideal, or intrinsic electrical characteristics of circuits embodied in such an IC. Such intrinsic characteristics may comprise, for example, capacitance, resistance and leakage currents. However, in future process generations, these factors may result in such circuits no longer working as intended by merely scaling the circuit elements in a manner corresponding with that process' advancements. Therefore alternative embodiments of such circuits may be desired.
REFERENCES:
patent: 5719737 (1998-02-01), Maloney
patent: 5828259 (1998-10-01), Cases et al.
patent: 5835328 (1998-11-01), Maloney et al.
patent: 5838146 (1998-11-01), Singer
patent: 5907464 (1999-05-01), Maloney et al.
patent: 5940258 (1999-08-01), Duvvury
patent: 5946177 (1999-08-01), Miller et al.
patent: 5956219 (1999-09-01), Maloney
patent: 6008970 (1999-12-01), Maloney et al.
patent: WO99/66619 (1999-12-01), None
Merrill, Richard, et al., “ESD Design Methodology,” EOS/ESD Symposium 93-233, National Semiconductor Fairchild Research Center, (1993) 5 pages.
PCT Search Report, Int'l application no. PCT/US01/17262, mailed Apr. 15, 2002, 4 pages.
Kan Wilson S.
Maloney Timothy J.
Huynh Kim
Skaist Howard A.
LandOfFree
RC-timer circuit to reduce current leakage in future... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RC-timer circuit to reduce current leakage in future..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RC-timer circuit to reduce current leakage in future... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3043916