Rate adaptation circuit and method for asynchronous data on digi

Details Rate adaptation circuit and method for asynchronous data on digi Rate adaptation circuit and method for asynchronous data on digi

1985-09-24

1988-08-02

Heckler, Thomas M.

Boots, shoes, and leggings

G06F 1300

Patent

active

047617632

ABSTRACT:
The invention provides a data unit for the rate adaptation to overspeed data in fully digital systems adapted to the transmission of block mode asynchronous data. The data unit comprises an interface circuit for receiving data from a transmission facility, a universal asynchronous receive transmit circuit (UART) for interfacing to data terminal equipment, a dynamically adjustable baud rate generator for driving the UART, and a microprocessor for controlling the transfer of data from the transmission facility to the output of the UART. Upon detection of overspeed data being received, the frequency of the baud rate generator is increased for the remainder of the byte being processed in the UART. The baud rate generator is reset to its nominal frequency at the boundary of each byte outputted from the data unit.

REFERENCES:
patent: 3728683 (1973-04-01), Biegert et al.
patent: 3775751 (1973-11-01), Anderson
patent: 3781818 (1973-12-01), Pardoe et al.
patent: 4156931 (1979-05-01), Adelman et al.

Affiliated with

Also associated with

Rating

Rate adaptation circuit and method for asynchronous data on digi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Rate adaptation circuit and method for asynchronous data on digi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rate adaptation circuit and method for asynchronous data on digi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-714943