Coded data generation or conversion – Analog to or from digital conversion – With particular solid state devices
Reexamination Certificate
2011-04-12
2011-04-12
Lauture, Joseph (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
With particular solid state devices
C330S292000
Reexamination Certificate
active
07924188
ABSTRACT:
When a semiconductor circuit, in which a stabilizing capacitor2for stabilizing a reference voltage Vbias is connected to a reference voltage terminal RT, recovers from a power down state to an operational state, a current mirror circuit40provides current mirroring of a current Ia of a first current path Ph1, which generates an OFF threshold voltage ref1of a hysteresis comparator1, to generate a current Ib of a second current path Ph2, which generates the reference voltage Vbias. The reference voltage Vbias is input to the comparator1as an input voltage vin. When the reference voltage Vbias becomes equal to the OFF threshold voltage ref1, the comparator1immediately stops the charging of the stabilizing capacitor2by a current source I1.
REFERENCES:
patent: 5489902 (1996-02-01), Shyu et al.
patent: 5530397 (1996-06-01), Nakai et al.
patent: 6452455 (2002-09-01), Manjrekar et al.
patent: 2004/0150381 (2004-08-01), Butler
patent: 2004/0212421 (2004-10-01), Naka et al.
patent: 7-130170 (1995-05-01), None
patent: 2004-240943 (2004-08-01), None
patent: 2004-280805 (2004-10-01), None
patent: 2005-339423 (2005-12-01), None
Ikoma Heiji
Tokumaru Michiko
Lauture Joseph
McDermott Will & Emery LLP
Panasonic Corporation
LandOfFree
Rapid recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Rapid recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rapid recovery circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2734340