Boots – shoes – and leggings
Patent
1990-04-04
1991-07-09
Shaw, Dale M.
Boots, shoes, and leggings
370 16, 370 60, G06F 1300
Patent
active
050311395
ABSTRACT:
The wafer scale integrated circuit comprises an array of undiced chips or modules, each of which includes a data storing or processing circuit, e.g. a dynamic RAM, and configuration logic. Channels for data and control signals exist between each module and its (N, S, E and W) neighbors and a target module in the array may be addressed by setting up a path through the array from an entry module to the target module. The addressing is effected by sending a stream of link commands, each of which tells a module to link on to its (N, S, E or W) neighbor. Each module responds to the first command of the stream and then sends on the stream stripped of this first command. In an alternative embodiment the link commands are transmitted from module to module in parallel, each module responds to the command at the least significant end and strips it off by a shift of the commands in the least significant direction before the commands pass to the next module. A control circuit for addressing modules in the array at random forms a unique set of link commands for each module to be addressed, these command sets being such that the paths to the various modules form a densely branching tree commencing from the entry module.
REFERENCES:
patent: 3193072 (1975-10-01), Catt
patent: 4020469 (1977-04-01), Manning
patent: 4271511 (1981-06-01), Manber et al.
patent: 4443866 (1984-04-01), Burgiss, Sr.
patent: 4625306 (1986-11-01), Newman
patent: 4794594 (1988-12-01), Picard
patent: 4847615 (1989-07-01), McDonald
Manning, F. B., "An Approach to Highly Integrated, Computer-Maintained Cellular Arrays", IEEE Transactions on Computers, vol. C-26, No. 6, Jun. 1977, pp. 536-552.
Fussell, Donald and Peter Varman, "Fault-Tolerant Wafer-Scale Architectures for VLSI", The 9th Annual Symposium on Computer Architecture, Conference Proceedings, IEEE Computer Society and the Association for Computing Machinery, Apr. 26-29, 1982, Austin, Tex., pp. 190-198.
Anamartic Limited
Jaffe Michael A.
O'Connell Robert F.
Shaw Dale M.
LandOfFree
Random address system for circuit modules does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random address system for circuit modules, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random address system for circuit modules will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-623433