Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2002-03-15
2003-03-25
Tran, M. (Department: 2818)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S230010
Reexamination Certificate
active
06538952
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor memory devices and, more particularly, to a serial read/write architecture for dynamic random access memories.
2. Description of the Related Art
With increasing needs for high-speed logic performance of digital systems, high-speed access techniques, which permit high-speed access to data stored in semiconductor memories such as random access memories, are becoming increasingly important. The performance of central processing units, or CPUs is progressing rapidly. Naturally memory accessing requires speeding up accordingly.
To speed up the transfer of necessary data to a CPU, a cache memory is often used as an auxiliary memory of a system main memory formed of a DRAM. In this case, a gate is connected between the CPU and the main memory, and the cache memory is directly connected to the CPU via a data bus and an address bus. A controller is connected to the gate and cache memory so as to control data transfer among the main memory, cache memory and CPU. In this case also, nay, even more particularly in this case, speeding up of data access in the DRAM serving as main memory is very important. This is because, when data that the CPU needs is not accidentally stored in the cache memory (that is, when the data is “mishit”), the gate opens under the control of the controller to fetch necessary data from the main memory. To this end, high-speed accessing of the main memory is essential.
As the presently available data accessing techniques for DRAMs, there are known architectures of the nibble mode, the page mode, the static column mode and so on. However, those architectures cannot successfully meet the above technical requirements. DRAMs themselves are on the path to high-density integration, and the above current data accessing techniques are gradually losing their utility in the midst of rapid increase in integration density of the DRAMs.
More specifically, according to the nibble mode architecture by way of example, data stored in a DRAM are serially accessed with 4 bits or 8 bits as a unit. Column data in a selected row address are accessed in an established order in unit of a predetermined number of bits, thus permitting high-speed read/write. However, idleness will inevitably occurs with data transfer between the cache memory and the DRAM because the unit bit number and the accessing order of data units is fixed in a selected row address. In contrast to the nibble mode architecture, according to the page mode or static column mode architecture, although a desired bit can be accessed randomly in a selected row address, an idle time for restoring will inevitably occur in accessing consecutive random bits, which impairs speeding up of data accessing.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a new and improved data accessing architecture which is successfully implemented in semiconductor memories and improves their data accessing efficiency.
In accordance with the above object, the present invention is addressed to a specific semiconductor memory device with divided memory banks, wherein memory cells are divided into first and second groups. The first group of memory cells constitutes a first memory bank, and the second group of memory cells constitutes a second memory bank. Each of the first and second memory groups includes an array of memory cells which are sub-divided into subgroups each of which has a selected number of memory cells. A first set of input/output lines is provided for the first group of memory cells, whereas a second set of input/output lines is provided for the second group of memory cells. An output circuit section is connected to the first and second input/output lines to output data transferred thereto. An access controller section specifies the subgroups alternately from the first and second groups with the selected number of memory cells as a substantial minimum accessing unit, accesses the memory cells in a specified subgroup to read stored data therefrom and transfers the read data to a corresponding one of the first and second sets of input/output lines. The read data is supplied to the output circuit section.
The invention and its object and advantages will become more apparent from the detailed description of a preferred embodiment presented below.
REFERENCES:
patent: 4130900 (1978-12-01), Watanabe
patent: 4290133 (1981-09-01), Stewart et al.
patent: 4498155 (1985-02-01), Rao
patent: 4630230 (1986-12-01), Sundet
patent: 4646270 (1987-02-01), Voss
patent: 4663742 (1987-05-01), Andersen et al.
patent: 4683555 (1987-07-01), Pinkham
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 5497351 (1996-03-01), Oowaki
patent: 6118721 (2000-09-01), Oowaki
patent: 60-157798 (1985-08-01), None
patent: 61-114351 (1986-06-01), None
patent: 63-63199 (1988-03-01), None
Kabushiki Kaisha Toshiba
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Tran M.
LandOfFree
Random access memory with divided memory banks and data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory with divided memory banks and data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory with divided memory banks and data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3044037