Random access memory with apparatus for reducing power consumpti

Details Random access memory with apparatus for reducing power consumpti Random access memory with apparatus for reducing power consumpti

1994-08-26

1996-07-09

Fears, Terrell W.

Static information storage and retrieval

Addressing

Optical

365233, 365227, 341136, G11C 1300

Patent

active

055351743

ABSTRACT:
A random access memory (RAM) having an array of memory cells the signal lines to which are activatable by corresponding current sources. The memory is divided into "pages", and control pulses are produced to turn on the current sources involved in activating the signal lines to any page of memory cells being accessed and to turn off the remainder. The control pulses are directed through a pipelined pair of registers, and a look-ahead logic circuit examines the two pipelined control pulses identified as the "present" and "next" pulses. This logic circuitry serves to turn on the current sources for the page of memory to be accessed during the next clock time, and to maintain in an on state the current sources for the page of memory presently being accessed.

REFERENCES:
patent: 3772658 (1973-11-01), Sarlo
patent: 5343196 (1994-08-01), Harston

Affiliated with

Also associated with

Rating

Random access memory with apparatus for reducing power consumpti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Random access memory with apparatus for reducing power consumpti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory with apparatus for reducing power consumpti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1873538