Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1987-03-20
1989-08-08
Hecker, Stuart N.
Static information storage and retrieval
Addressing
Plural blocks or banks
36518904, 36518905, 36523008, G11C 700, G11C 800
Patent
active
048559571
ABSTRACT:
A random access memory having blocks of memory cells arranged two-dimensionally in groups associated with pairs of data lines. Each pair of data lines transfers write-data to and read-data from respective groups of memory blocks. A column decoder selects, for a plurality of groups, one memory block from among the blocks in a group to be connected to a corresponding data line in accordance with a column address signal. A section decoder connects the coresponding data lines which were connected to selected ones of the memory blocks to a data input/output circuit.
REFERENCES:
patent: 4328566 (1982-05-01), Thaler
patent: 4472792 (1984-09-01), Shimohigashi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4569036 (1986-02-01), Fujii et al.
patent: 4635233 (1987-01-01), Matsumoto et al.
patent: 4672583 (1987-06-01), Nakaizumi
patent: 4677592 (1987-06-01), Sakurai et al.
patent: 4691298 (1987-09-01), Fukuda et al.
patent: 4718041 (1988-01-01), Baglee et al.
Garcia Alfonso
Hecker Stuart N.
Kabushiki Kaisha Toshiba
LandOfFree
Random access memory including switching elements to limit the n does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory including switching elements to limit the n, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory including switching elements to limit the n will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-911194