Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2001-06-11
2002-05-07
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230050, C365S220000, C365S190000
Reexamination Certificate
active
06385128
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates generally to the field of semiconductor and/or integrated circuit devices, and more particularly to a random access memory and process for writing to and reading from the same.
OBJECTS OF THE INVENTION
The primary object of the invention is to provide a random access memory that increases data throughput.
Another object of the invention is to provide such a random access memory that reduces the chip area dedicated to transmitting and/or storing address information.
Another object of the invention is to provide a random access memory and method of operating the same in which read and write operations may be executed in the same clock cycle.
Yet another object of the invention is to provide such a random access memory and method of operating the same in which fully random addresses may be employed.
Still yet another object of the invention is to provide such a random access memory and method of operating the same in which successive and/or asserted addresses may be completely unrelated.
Another object of the invention is to provide such a random access memory and method of operating the same in which no restrictions are placed on successive and/or asserted addresses.
Another object of the invention is to provide such a random access memory and method of operating the same in which the same address may be used to read from and write to the memory in the same clock cycle.
A further object of the invention is to provide such a random access memory and method of operating the same in which a periodic signal (e.g., a clock) is the only control-type signal essential to operability.
Other objects and advantages of the present invention will become apparent from the following description, taken in connection with the accompanying drawings, wherein, by way of illustration and example, embodiments of the present invention are disclosed.
SUMMARY OF THE INVENTION
The present invention concerns a random access memory comprising: a data input bus, a data output bus, a random access memory array configured to transfer data to random write addresses and from random read addresses in said random access memory array, an address bus providing said random read addresses and said random write addresses, and a periodic signal configured to control data transfer operations (i) to said random access memory array in response to a first transition or logic level of said periodic signal and (ii) from said random access memory array in response to a second transition or logic level of said periodic signal, wherein said second transition or logic level of said periodic signal is complementary to said first transition or logic level of said periodic signal.
In a further embodiment, the present invention concerns a process for reading data from and writing data to a random access memory array, comprising the steps of transferring a first plurality of data bits on a first unidirectional bus either to or from a first random address in said random access memory array in response to a first transition or logic level of a periodic signal, and transferring a second plurality of data bits on a second unidirectional bus either from or to a second, independent random address in said random access memory array in response to a second, complementary transition or logic level of said periodic signal (i.e., in the opposite manner from the first step).
REFERENCES:
patent: 4169284 (1979-09-01), Hogan et al.
patent: 4245304 (1981-01-01), Porter et al.
patent: 4456965 (1984-06-01), Graber et al.
patent: 4539661 (1985-09-01), Oritani
patent: 4575826 (1986-03-01), Dean
patent: 4599708 (1986-07-01), Schuster
patent: 4752871 (1988-06-01), Sparks et al.
patent: 4783732 (1988-11-01), Morton
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4882709 (1989-11-01), Wyland
patent: 5023838 (1991-06-01), Herbert
patent: 5309395 (1994-05-01), Dickinson et al.
patent: 5394361 (1995-02-01), Dickinson
patent: 5440717 (1995-08-01), Bosshart
patent: 5530673 (1996-06-01), Tobita et al.
patent: 5546569 (1996-08-01), Proebsting et al.
patent: 5561781 (1996-10-01), Braceras et al.
patent: 5598545 (1997-01-01), Childers et al.
patent: 5638534 (1997-06-01), Mote, Jr.
patent: 5648987 (1997-07-01), Yang et al.
patent: 5752270 (1998-05-01), Wada
patent: 5781480 (1998-07-01), Nogle et al.
patent: 5828606 (1998-10-01), Mick
patent: 5838631 (1998-11-01), Mick
patent: 5841732 (1998-11-01), Mick
patent: 5875151 (1999-02-01), Mick
patent: 5926426 (1999-07-01), Han
patent: 5956286 (1999-09-01), Lattimore et al.
patent: 5978279 (1999-11-01), Park
patent: 5983328 (1999-11-01), Potts et al.
patent: 6069839 (2000-05-01), Pancholy et al.
patent: 6081478 (2000-06-01), Mick et al.
patent: 6094399 (2000-07-01), Mick
patent: 6262936 (2001-07-01), Arcoleo et al.
patent: 6262937 (2001-07-01), Arcoleo et al.
Arcoleo Mathew R.
Lovett Simon J.
Pancholy Ashish
Phelan Cathal G.
Cypress Semiconductor Corp.
Maiorana P.C. Christopher P.
Tran Andrew Q.
LandOfFree
Random access memory having a read/write address bus and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory having a read/write address bus and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory having a read/write address bus and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2868360