Static information storage and retrieval – Addressing – Sync/clocking
Patent
1991-11-12
1993-10-19
LaRoche, Eugene R.
Static information storage and retrieval
Addressing
Sync/clocking
36518901, G11C 800, G11C 700
Patent
active
052552438
ABSTRACT:
A dynamic random access memory device enters a flash write phase of operation for writing a flash write data bit into a plurality of random access memory cells, and the flash write data bit is transferred from a flash write data buffer unit through a transfer gate unit, a set of bit line pairs respectively coupled with sense amplifier circuits, another transfer gate unit and another set of bit line pairs coupled with a random access memory cell array, wherein another transfer gate unit blocks the flash write data buffer unit and the sense amplifier circuits from parasitic capacitances coupled with another set of bit line pairs so that the flash write data buffer unit with small current driving capability rapidly produces small differential voltage levels indicative of the flash write data bit on the bit line pairs coupled with the sense amplifier circuits.
REFERENCES:
patent: 5003510 (1991-03-01), Kamisaki
patent: 5046049 (1991-09-01), Enoi et al.
patent: 5134589 (1992-07-01), Hamano
patent: 5140553 (1992-08-01), Choi et al.
patent: 5155705 (1992-10-01), Goto et al.
LaRoche Eugene R.
NEC Corporation
Nguyen Tan
LandOfFree
Random access memory device having transfer gate unit for blocki does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory device having transfer gate unit for blocki, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory device having transfer gate unit for blocki will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1357726