Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2006-09-19
2006-09-19
Vu, Huy D. (Department: 2665)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S395700, C370S412000
Reexamination Certificate
active
07110400
ABSTRACT:
A random access memory architecture and method of handling data packets is described. According to embodiments of the invention, an apparatus includes a first processing unit for receiving serial data input, a switch, and a plurality of serially connected random access memory devices. The random access memory devices transmit data packets and commands via write input ports, write output ports, read input ports, and read output ports. A method for routing data includes receiving serial data input in a first processing unit, generating a data packet based on the serial data input, transmitting the data packet to a first random access memory device via a write input port, decoding the data packet, determining whether to perform a command in the first random access memory device based on information in the data packet, and transmitting the data packet to a second random access memory device.
REFERENCES:
patent: 5249185 (1993-09-01), Kanno et al.
patent: 5283877 (1994-02-01), Gastinel et al.
patent: 5379293 (1995-01-01), Kanno et al.
patent: 5841773 (1998-11-01), Jones
patent: 5862128 (1999-01-01), Cooperman et al.
patent: 5982238 (1999-11-01), Soderquist
patent: 6276844 (2001-08-01), Coteus et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6345321 (2002-02-01), Litaize et al.
patent: 6369605 (2002-04-01), Bonella et al.
patent: 6425064 (2002-07-01), Soderquist
patent: 6434035 (2002-08-01), Miersch et al.
patent: 6480409 (2002-11-01), Park et al.
patent: 6493250 (2002-12-01), Halbert et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6553450 (2003-04-01), Dodd et al.
patent: 6625687 (2003-09-01), Halbert et al.
patent: 6643752 (2003-11-01), Donnelly et al.
patent: 2001/0049742 (2001-12-01), Steely et al.
patent: 2002/0112119 (2002-08-01), Halbert et al.
patent: 2002/0124153 (2002-09-01), Litaize et al.
patent: 2002/0129215 (2002-09-01), Yoo et al.
patent: 2002/0144071 (2002-10-01), Williams et al.
patent: 2003/0012229 (2003-01-01), Braun
patent: 2003/0018880 (2003-01-01), Litaize et al.
patent: 2003/0061447 (2003-03-01), Perego et al.
patent: 2003/0074490 (2003-04-01), Pochmuller
patent: 2003/0117172 (2003-06-01), Wu et al.
patent: 2003/0120895 (2003-06-01), Litaize et al.
Finnegan & Henderson et al.
Integrated Device Technology Inc.
Ryman Daniel
Vu Huy D.
LandOfFree
Random access memory architecture and serial interface with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory architecture and serial interface with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory architecture and serial interface with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3604931