RAM-implemented convolutional interleaver

Details RAM-implemented convolutional interleaver RAM-implemented convolutional interleaver

1989-06-05

1991-08-20

Smith, Jerry

Excavating

371 43, G06F 1110

Patent

active

050420330

ABSTRACT:
A system for convolutional interleaving of data bits in accordance with preselected convolutional interleaving parameters employs random access memory (RAM) and control thereof is provided by WRITE and READ column and row signals, which are generated responsively to the interleaving parameters and permit realization of the system with memory requirements slightly more than shift register interleavers but substantially less than hetertofore known RAM interleaver implementations. In one system embodiment, the system output data bits involve both RAM output and the incoming data bit. In another system embodiment, pseudo random convolutional interleaving is attained, again responsively to the preselected convolutional interleaving parameters. In either system, the parameters may be changed as desired to accommodate performance need.

REFERENCES:
patent: 3652998 (1972-03-01), Forney
patent: 4394642 (1983-07-01), Currie
patent: 4547887 (1985-10-01), Mui
patent: 4710923 (1987-12-01), Nagumo
patent: 4742517 (1988-05-01), Takagi

Affiliated with

Also associated with

Rating

RAM-implemented convolutional interleaver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with RAM-implemented convolutional interleaver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RAM-implemented convolutional interleaver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1013447