Boots – shoes – and leggings
Patent
1989-11-14
1992-02-18
Fleming, Michael R.
Boots, shoes, and leggings
3642301, 3642364, 364239, 3642511, 3642513, 3642542, 3642554, 3642557, 3642599, 3642652, 3642653, 377 49, 395725, G06F 934, G06F 1134
Patent
active
050899570
ABSTRACT:
A system, for counting the occurrence of a plurality of system events and for prioritizing the order in which count values are to be incremented, receives a plurality of data signals (15) where each signal is associated with a system event. The data signals (15) are stored in a storage register (16). A memory device (12) stores a plurality of count values, where one count value is associated with each system event to be counted. Each count value is stored in a preselected memory location. The storage register (16) also receives a feedback signal (32) to update the signals (15) stored in the register (16). The storage register (16) generates a plurality of signals (19) which are input to a priority decoder (14) and the priority decoder (14) generates a priority signal (32) to address the location in the memory device (12) where the count value to be accessed is stored. The addressed count value (62) is input to an incrementor (22) where it is incremented and the incremented count value is stored in the memory device (12). The system may also include a multiplexer (90) to select the address signal (92) used to address the memory device (12), and temporary storage devices (80, 100) for respectively storing the selected address signal (92) or the count value accessed (62).
REFERENCES:
patent: 3353160 (1967-11-01), Lindquist
patent: 3597641 (1971-08-01), Ayres
patent: 3599162 (1971-08-01), Byrns
patent: 3643218 (1972-02-01), Cramwinckel
patent: 3701109 (1970-11-01), Peters
patent: 3815105 (1974-06-01), Adkins et al.
patent: 3832692 (1974-08-01), Henzel et al.
patent: 3967095 (1976-06-01), Herring et al.
patent: 4115855 (1978-09-01), Chiba
patent: 4206346 (1980-06-01), Hirosawa et al.
patent: 4341950 (1982-07-01), Kyles et al.
patent: 4625292 (1986-11-01), Philip
patent: 4989757 (1987-08-01), Downing et al.
Floyd E. Ross, "FDDI-an Overview", Digest of Papers, Computer Soc. Intl. Conf. Compcon '87, pp. 434-444.
FDDI Physical Layer Protocol (Phy), Draft Proposed American National Standard, X3T9/85-39, Rev. 13, Aug. 22, 1986.
The Supernet Family for FDDI, Databook, Advanced Micro Devices pp. 3-1 through 3-57.
Supernet for Fiber Distributed Data Interface, Articles, Advanced Micro Devices.
Hamstra James R.
Stultz Perry S.
Fleming Michael R.
National Semiconductor Corporation
Sheikh Ayaz R.
LandOfFree
RAM based events counter apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RAM based events counter apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RAM based events counter apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1828289