Queuing packets written to memory for switching

Details Queuing packets written to memory for switching Queuing packets written to memory for switching

2007-07-17

2007-07-17

Patel, Ajit (Department: 2616)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S429000, C370S412000

Reexamination Certificate

active

10360079

ABSTRACT:
A system for queuing packets written to memory for switching includes a data memory logically divided into multiple blocks. The system also includes multiple input ports each operable to receive packets and write the packets to the data memory. The system also includes multiple output ports each having a memory structure and one or more output queue pointers. The memory structure includes multiple memory structure entries that each correspond to one of the blocks. Each of the memory structure entries includes a memory structure next pointer that can link to another one of the memory structure entries. An output queue pointer can link to one of the memory structure entries, and the output queue pointers and memory structure next pointers form output queue linked lists. Each of the output ports can read packets stored in the data memory using the output queue linked lists and communicate the packets.

REFERENCES:
patent: 6029205 (2000-02-01), Alferness et al.
patent: 6049526 (2000-04-01), Radhakrishnan et al.
patent: 2003/0026589 (2003-02-01), Barton et al.
patent: 2004/0257891 (2004-12-01), Kim et al.
patent: 2006/0010265 (2006-01-01), Aiken et al.
patent: 2006/0050690 (2006-03-01), Epps et al.
Cyriel Minkenberg and Ton Engbersen, “A Combined Input and Output Queued Packet-Switched System Based on PRIZMA Switch-on-a-Chip Technology,” IEEE Communications Magazine, pp. 70-77, Dec. 2000.
James P. G. Sterbenz and Joseph D. .Touch, “High-Speed Networking,” 5 pages, 2001.
Abhijit K. Choudhury and Ellen L. Hahne, “Dynamic Queue Length Thresholds for Shared-Memory Packet Switches,” IEEE/ACM Transactions on Networking, , vol. 6, No. 2, pp. 130-140, Apr. 1998.
M. Shreedhar and George Varghese, “Efficient Fair Queuing using Deficit Round Robin,” pp. 1-21, Oct. 16, 1995.

Affiliated with

Also associated with

Rating

Queuing packets written to memory for switching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Queuing packets written to memory for switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Queuing packets written to memory for switching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3755979